From: Richard Henderson <richard.henderson@linaro.org>
To: gcc-patches@gcc.gnu.org
Cc: richard.earnshaw@arm.com, kyrylo.tkachov@arm.com,
richard.sandiford@arm.com
Subject: [PATCH v2 6/6] aarch64: Add testsuite checks for asm-flag
Date: Thu, 14 Nov 2019 10:12:00 -0000 [thread overview]
Message-ID: <20191114100716.28827-7-richard.henderson@linaro.org> (raw)
In-Reply-To: <20191114100716.28827-1-richard.henderson@linaro.org>
Inspired by the tests in gcc.target/i386. Testing code generation,
diagnostics, and execution.
* gcc.target/aarch64/asm-flag-1.c: New test.
* gcc.target/aarch64/asm-flag-3.c: New test.
* gcc.target/aarch64/asm-flag-5.c: New test.
* gcc.target/aarch64/asm-flag-6.c: New test.
---
gcc/testsuite/gcc.target/aarch64/asm-flag-1.c | 35 +++++++++++
gcc/testsuite/gcc.target/aarch64/asm-flag-3.c | 38 ++++++++++++
gcc/testsuite/gcc.target/aarch64/asm-flag-5.c | 30 +++++++++
gcc/testsuite/gcc.target/aarch64/asm-flag-6.c | 62 +++++++++++++++++++
4 files changed, 165 insertions(+)
create mode 100644 gcc/testsuite/gcc.target/aarch64/asm-flag-1.c
create mode 100644 gcc/testsuite/gcc.target/aarch64/asm-flag-3.c
create mode 100644 gcc/testsuite/gcc.target/aarch64/asm-flag-5.c
create mode 100644 gcc/testsuite/gcc.target/aarch64/asm-flag-6.c
diff --git a/gcc/testsuite/gcc.target/aarch64/asm-flag-1.c b/gcc/testsuite/gcc.target/aarch64/asm-flag-1.c
new file mode 100644
index 00000000000..49901e59c38
--- /dev/null
+++ b/gcc/testsuite/gcc.target/aarch64/asm-flag-1.c
@@ -0,0 +1,35 @@
+/* Test the valid @cc<cc> asm flag outputs. */
+/* { dg-do compile } */
+/* { dg-options "-O" } */
+
+#ifndef __GCC_ASM_FLAG_OUTPUTS__
+#error "missing preprocessor define"
+#endif
+
+void f(char *out)
+{
+ asm(""
+ : "=@ccne"(out[0]), "=@cceq"(out[1]),
+ "=@cccs"(out[2]), "=@cccc"(out[3]),
+ "=@ccmi"(out[4]), "=@ccpl"(out[5]),
+ "=@ccvs"(out[6]), "=@ccvc"(out[7]),
+ "=@cchi"(out[8]), "=@ccls"(out[9]),
+ "=@ccge"(out[10]), "=@cclt"(out[11]),
+ "=@ccgt"(out[12]), "=@ccle"(out[13]),
+ "=@cchs"(out[14]), "=@cclo"(out[15]));
+}
+
+/* { dg-final { scan-assembler "cset.*, ne" } } */
+/* { dg-final { scan-assembler "cset.*, eq" } } */
+/* { dg-final { scan-assembler "cset.*, cs" } } */
+/* { dg-final { scan-assembler "cset.*, cc" } } */
+/* { dg-final { scan-assembler "cset.*, mi" } } */
+/* { dg-final { scan-assembler "cset.*, pl" } } */
+/* { dg-final { scan-assembler "cset.*, vs" } } */
+/* { dg-final { scan-assembler "cset.*, vc" } } */
+/* { dg-final { scan-assembler "cset.*, hi" } } */
+/* { dg-final { scan-assembler "cset.*, ls" } } */
+/* { dg-final { scan-assembler "cset.*, ge" } } */
+/* { dg-final { scan-assembler "cset.*, ls" } } */
+/* { dg-final { scan-assembler "cset.*, gt" } } */
+/* { dg-final { scan-assembler "cset.*, le" } } */
diff --git a/gcc/testsuite/gcc.target/aarch64/asm-flag-3.c b/gcc/testsuite/gcc.target/aarch64/asm-flag-3.c
new file mode 100644
index 00000000000..e84e3431277
--- /dev/null
+++ b/gcc/testsuite/gcc.target/aarch64/asm-flag-3.c
@@ -0,0 +1,38 @@
+/* Test some of the valid @cc<cc> asm flag outputs. */
+/* { dg-do compile } */
+/* { dg-options "-O" } */
+
+#define DO(C) \
+void f##C(void) { char x; asm("" : "=@cc"#C(x)); if (!x) asm(""); asm(""); }
+
+DO(ne)
+DO(eq)
+DO(cs)
+DO(cc)
+DO(hs)
+DO(lo)
+DO(mi)
+DO(pl)
+DO(vs)
+DO(vc)
+DO(hi)
+DO(ls)
+DO(ge)
+DO(lt)
+DO(gt)
+DO(le)
+
+/* { dg-final { scan-assembler "bne" } } */
+/* { dg-final { scan-assembler "beq" } } */
+/* { dg-final { scan-assembler "bcs" } } */
+/* { dg-final { scan-assembler "bcc" } } */
+/* { dg-final { scan-assembler "bmi" } } */
+/* { dg-final { scan-assembler "bpl" } } */
+/* { dg-final { scan-assembler "bvs" } } */
+/* { dg-final { scan-assembler "bvc" } } */
+/* { dg-final { scan-assembler "bhi" } } */
+/* { dg-final { scan-assembler "bls" } } */
+/* { dg-final { scan-assembler "bge" } } */
+/* { dg-final { scan-assembler "blt" } } */
+/* { dg-final { scan-assembler "bgt" } } */
+/* { dg-final { scan-assembler "ble" } } */
diff --git a/gcc/testsuite/gcc.target/aarch64/asm-flag-5.c b/gcc/testsuite/gcc.target/aarch64/asm-flag-5.c
new file mode 100644
index 00000000000..4d4394e1478
--- /dev/null
+++ b/gcc/testsuite/gcc.target/aarch64/asm-flag-5.c
@@ -0,0 +1,30 @@
+/* Test error conditions of asm flag outputs. */
+/* { dg-do compile } */
+/* { dg-options "" } */
+
+void f_B(void) { _Bool x; asm("" : "=@cccc"(x)); }
+void f_c(void) { char x; asm("" : "=@cccc"(x)); }
+void f_s(void) { short x; asm("" : "=@cccc"(x)); }
+void f_i(void) { int x; asm("" : "=@cccc"(x)); }
+void f_l(void) { long x; asm("" : "=@cccc"(x)); }
+void f_ll(void) { long long x; asm("" : "=@cccc"(x)); }
+
+void f_f(void)
+{
+ float x;
+ asm("" : "=@cccc"(x)); /* { dg-error invalid type } */
+}
+
+void f_d(void)
+{
+ double x;
+ asm("" : "=@cccc"(x)); /* { dg-error invalid type } */
+}
+
+struct S { int x[3]; };
+
+void f_S(void)
+{
+ struct S x;
+ asm("" : "=@cccc"(x)); /* { dg-error invalid type } */
+}
diff --git a/gcc/testsuite/gcc.target/aarch64/asm-flag-6.c b/gcc/testsuite/gcc.target/aarch64/asm-flag-6.c
new file mode 100644
index 00000000000..963b5a48c70
--- /dev/null
+++ b/gcc/testsuite/gcc.target/aarch64/asm-flag-6.c
@@ -0,0 +1,62 @@
+/* Executable testcase for 'output flags.' */
+/* { dg-do run } */
+
+int test_bits (long nzcv)
+{
+ long n, z, c, v;
+
+ __asm__ ("msr nzcv, %[in]"
+ : "=@ccmi"(n), "=@cceq"(z), "=@cccs"(c), "=@ccvs"(v)
+ : [in] "r"(nzcv << 28));
+
+ return n * 8 + z * 4 + c * 2 + v == nzcv;
+}
+
+int test_cmps (long x, long y)
+{
+ long gt, lt, ge, le;
+
+ __asm__ ("cmp %[x], %[y]"
+ : "=@ccgt"(gt), "=@cclt"(lt), "=@ccge"(ge), "=@ccle"(le)
+ : [x] "r"(x), [y] "r"(y));
+
+ return (gt == (x > y)
+ && lt == (x < y)
+ && ge == (x >= y)
+ && le == (x <= y));
+}
+
+int test_cmpu (unsigned long x, unsigned long y)
+{
+ long gt, lt, ge, le;
+
+ __asm__ ("cmp %[x], %[y]"
+ : "=@cchi"(gt), "=@cclo"(lt), "=@cchs"(ge), "=@ccls"(le)
+ : [x] "r"(x), [y] "r"(y));
+
+ return (gt == (x > y)
+ && lt == (x < y)
+ && ge == (x >= y)
+ && le == (x <= y));
+}
+
+int main ()
+{
+ long i, j;
+
+ for (i = 0; i < 16; ++i)
+ if (!test_bits (i))
+ __builtin_abort ();
+
+ for (i = -1; i <= 1; ++i)
+ for (j = -1; j <= 1; ++j)
+ if (!test_cmps (i, j))
+ __builtin_abort ();
+
+ for (i = 0; i <= 2; ++i)
+ for (j = 0; j <= 2; ++j)
+ if (!test_cmpu (i, j))
+ __builtin_abort ();
+
+ return 0;
+}
--
2.17.1
next prev parent reply other threads:[~2019-11-14 10:07 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-11-14 10:07 [PATCH v2 0/6] Implement asm flag outputs for arm + aarch64 Richard Henderson
2019-11-14 10:07 ` [PATCH v2 3/6] arm: Rename CC_NOOVmode to CC_NZmode Richard Henderson
2019-11-14 14:42 ` Richard Earnshaw (lists)
2019-11-14 10:07 ` [PATCH v2 5/6] arm: Add testsuite checks for asm-flag Richard Henderson
2019-11-14 14:48 ` Richard Earnshaw (lists)
2019-11-18 12:28 ` Christophe Lyon
2019-11-18 13:32 ` Richard Henderson
2019-11-14 10:07 ` [PATCH v2 4/6] arm, aarch64: Add support for __GCC_ASM_FLAG_OUTPUTS__ Richard Henderson
2019-11-14 14:40 ` Richard Earnshaw (lists)
2019-11-14 15:09 ` Richard Henderson
2019-11-14 15:22 ` Richard Earnshaw (lists)
2019-11-14 14:53 ` Richard Earnshaw (lists)
2019-11-14 15:14 ` Richard Henderson
2019-11-14 10:07 ` [PATCH v2 2/6] arm: Fix the "c" constraint Richard Henderson
2019-11-14 13:08 ` Kyrill Tkachov
2019-11-14 13:36 ` Richard Henderson
2019-11-14 10:07 ` [PATCH v2 1/6] aarch64: Add " Richard Henderson
2019-11-14 10:12 ` Richard Henderson [this message]
2019-11-18 12:35 ` [PATCH v2 6/6] aarch64: Add testsuite checks for asm-flag Christophe Lyon
2019-11-18 20:06 ` Richard Henderson
2019-11-18 21:35 ` Andreas Schwab
2019-11-19 8:38 ` Christophe Lyon
2019-11-19 9:26 ` Richard Henderson
2019-11-19 10:12 ` Christophe Lyon
2019-11-14 13:13 ` [PATCH v2 0/6] Implement asm flag outputs for arm + aarch64 Kyrill Tkachov
2019-11-14 13:57 ` Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20191114100716.28827-7-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=gcc-patches@gcc.gnu.org \
--cc=kyrylo.tkachov@arm.com \
--cc=richard.earnshaw@arm.com \
--cc=richard.sandiford@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).