From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 1130) id 0249A3858CDA; Thu, 30 Mar 2023 10:15:29 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 0249A3858CDA Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable From: Richard Sandiford To: bfd-cvs@sourceware.org Subject: [binutils-gdb] aarch64: Add the SME2 MLAL and MLSL instructions X-Act-Checkin: binutils-gdb X-Git-Author: Richard Sandiford X-Git-Refname: refs/heads/master X-Git-Oldrev: 80752eb0989b85e88af7f1f4627dbed8a42dfe6d X-Git-Newrev: ed429b33c1ee8d6d8f8e640e58f04ec800bc7b2a Message-Id: <20230330101529.0249A3858CDA@sourceware.org> Date: Thu, 30 Mar 2023 10:15:29 +0000 (GMT) X-BeenThere: binutils-cvs@sourceware.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Binutils-cvs mailing list List-Unsubscribe: , List-Archive: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 30 Mar 2023 10:15:29 -0000 https://sourceware.org/git/gitweb.cgi?p=3Dbinutils-gdb.git;h=3Ded429b33c1ee= 8d6d8f8e640e58f04ec800bc7b2a commit ed429b33c1ee8d6d8f8e640e58f04ec800bc7b2a Author: Richard Sandiford Date: Thu Mar 30 11:09:13 2023 +0100 aarch64: Add the SME2 MLAL and MLSL instructions =20 The {BF,F,S,U}MLAL and {BF,F,S,U}MLSL instructions share the same encoding. They are the first instance of a ZA (as opposed to ZA tile) operand having a range of offsets. As with ZA tiles, the expected range size is encoded in the operand-specific data field. Diff: --- gas/config/tc-aarch64.c | 4 + gas/testsuite/gas/aarch64/sme2-12-invalid.d | 3 + gas/testsuite/gas/aarch64/sme2-12-invalid.l | 155 ++ gas/testsuite/gas/aarch64/sme2-12-invalid.s | 136 ++ gas/testsuite/gas/aarch64/sme2-12-noarch.d | 3 + gas/testsuite/gas/aarch64/sme2-12-noarch.l | 571 ++++++++ gas/testsuite/gas/aarch64/sme2-12.d | 579 ++++++++ gas/testsuite/gas/aarch64/sme2-12.s | 633 +++++++++ include/opcode/aarch64.h | 4 + opcodes/aarch64-asm-2.c | 36 +- opcodes/aarch64-asm.c | 4 +- opcodes/aarch64-dis-2.c | 2026 ++++++++++++++++++-----= ---- opcodes/aarch64-dis.c | 8 +- opcodes/aarch64-opc-2.c | 4 + opcodes/aarch64-opc.c | 21 + opcodes/aarch64-opc.h | 3 + opcodes/aarch64-tbl.h | 74 + 17 files changed, 3586 insertions(+), 678 deletions(-) diff --git a/gas/config/tc-aarch64.c b/gas/config/tc-aarch64.c index 47ad7048372..2aa38381f47 100644 --- a/gas/config/tc-aarch64.c +++ b/gas/config/tc-aarch64.c @@ -6729,6 +6729,8 @@ parse_operands (char *str, const aarch64_opcode *opco= de) case AARCH64_OPND_SVE_Zn_INDEX: case AARCH64_OPND_SME_Zm_INDEX1: case AARCH64_OPND_SME_Zm_INDEX2: + case AARCH64_OPND_SME_Zm_INDEX3_2: + case AARCH64_OPND_SME_Zm_INDEX3_10: case AARCH64_OPND_SME_Zn_INDEX1_16: case AARCH64_OPND_SME_Zn_INDEX2_15: case AARCH64_OPND_SME_Zn_INDEX2_16: @@ -7850,8 +7852,10 @@ parse_operands (char *str, const aarch64_opcode *opc= ode) info->imm.value =3D val; break; =20 + case AARCH64_OPND_SME_ZA_array_off2x2: case AARCH64_OPND_SME_ZA_array_off3_0: case AARCH64_OPND_SME_ZA_array_off3_5: + case AARCH64_OPND_SME_ZA_array_off3x2: case AARCH64_OPND_SME_ZA_array_off4: if (!parse_dual_indexed_reg (&str, REG_TYPE_ZA, &info->indexed_za, &qualifier, 0)) diff --git a/gas/testsuite/gas/aarch64/sme2-12-invalid.d b/gas/testsuite/ga= s/aarch64/sme2-12-invalid.d new file mode 100644 index 00000000000..2ce41523b0f --- /dev/null +++ b/gas/testsuite/gas/aarch64/sme2-12-invalid.d @@ -0,0 +1,3 @@ +#as: -march=3Darmv8-a +#source: sme2-12-invalid.s +#error_output: sme2-12-invalid.l diff --git a/gas/testsuite/gas/aarch64/sme2-12-invalid.l b/gas/testsuite/ga= s/aarch64/sme2-12-invalid.l new file mode 100644 index 00000000000..a387bb73806 --- /dev/null +++ b/gas/testsuite/gas/aarch64/sme2-12-invalid.l @@ -0,0 +1,155 @@ +[^ :]+: Assembler messages: +[^ :]+:[0-9]+: Error: expected a ZA array vector at operand 1 -- `bfmlal 0= ,z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a register or register list at operand 2 --= `bfmlal za\.s\[w8,0:1\],0,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected an SVE vector register at operand 3 -- `bfm= lal za\.s\[w8,0:1\],z0\.h,0' +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w7,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w12,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: the last offset is equal to the first offset at oper= and 1 -- `bfmlal za\.s\[w8,0:0\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0:2\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: starting offset is not a multiple of 2 at operand 1 = -- `bfmlal za\.s\[w8,1:2\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: the last offset is less than the first offset at ope= rand 1 -- `bfmlal za\.s\[w8,1:0\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 14 at operand 1 -= - `bfmlal za\.s\[w8,-2:-1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 14 at operand 1 -= - `bfmlal za\.s\[w8,16:17\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: unexpected vector group size at operand 1 -- `bfmlal= za\.s\[w8,0:1,vgx2\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: z0-z15 expected at operand 3 -- `bfmlal za\.s\[w8,0:= 1\],z0\.h,z16\.h\[0\]' +[^ :]+:[0-9]+: Error: register element index out of range 0 to 7 at operan= d 3 -- `bfmlal za\.s\[w8,0:1\],z0\.h,z0\.h\[-1\]' +[^ :]+:[0-9]+: Error: register element index out of range 0 to 7 at operan= d 3 -- `bfmlal za\.s\[w8,0:1\],z0\.h,z0\.h\[8\]' +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.s\[w8,0:1\],z0\.s,z0= \.s\[0\]' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], z0\.h, z0\.h\[0\] +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.h\[w8,0:1\],z0\.h,z0= \.h\[0\]' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], z0\.h, z0\.h\[0\] +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w7,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w12,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: the last offset is equal to the first offset at oper= and 1 -- `bfmlal za\.s\[w8,0:0\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0:2\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: starting offset is not a multiple of 2 at operand 1 = -- `bfmlal za\.s\[w8,1:2\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: the last offset is less than the first offset at ope= rand 1 -- `bfmlal za\.s\[w8,1:0\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,-2:-1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,8:9\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,16:17\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a list of 4 registers at operand 2 -- `bfml= al za\.s\[w8,0:1,vgx4\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: start register out of range at operand 2 -- `bfmlal = za\.s\[w8,0:1\],{z1\.h-z2\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: the register list must have a stride of 1 at operand= 2 -- `bfmlal za\.s\[w8,0:1\],{z1\.h,z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: z0-z15 expected at operand 3 -- `bfmlal za\.s\[w8,0:= 1\],{z0\.h-z1\.h},z16\.h\[0\]' +[^ :]+:[0-9]+: Error: register element index out of range 0 to 7 at operan= d 3 -- `bfmlal za\.s\[w8,0:1\],{z0\.h-z1\.h},z0\.h\[-1\]' +[^ :]+:[0-9]+: Error: register element index out of range 0 to 7 at operan= d 3 -- `bfmlal za\.s\[w8,0:1\],{z0\.h-z1\.h},z0\.h\[8\]' +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.s\[w8,0:1\],{z0\.s-z= 1\.s},z0\.s\[0\]' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], {z0\.h-z1\.h}, z0\.h\[0\] +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.h\[w8,0:1\],{z0\.h-z= 1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], {z0\.h-z1\.h}, z0\.h\[0\] +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w7,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w12,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: the last offset is equal to the first offset at oper= and 1 -- `bfmlal za\.s\[w8,0:0\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0:2\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: starting offset is not a multiple of 2 at operand 1 = -- `bfmlal za\.s\[w8,1:2\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: the last offset is less than the first offset at ope= rand 1 -- `bfmlal za\.s\[w8,1:0\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,-2:-1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,8:9\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,16:17\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: expected a list of 2 registers at operand 2 -- `bfml= al za\.s\[w8,0:1,vgx2\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: start register out of range at operand 2 -- `bfmlal = za\.s\[w8,0:1\],{z1\.h-z4\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: the register list must have a stride of 1 at operand= 2 -- `bfmlal za\.s\[w8,0:1\],{z1\.h,z3\.h,z5\.h,z7\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: z0-z15 expected at operand 3 -- `bfmlal za\.s\[w8,0:= 1\],{z0\.h-z3\.h},z16\.h\[0\]' +[^ :]+:[0-9]+: Error: register element index out of range 0 to 7 at operan= d 3 -- `bfmlal za\.s\[w8,0:1\],{z0\.h-z3\.h},z0\.h\[-1\]' +[^ :]+:[0-9]+: Error: register element index out of range 0 to 7 at operan= d 3 -- `bfmlal za\.s\[w8,0:1\],{z0\.h-z3\.h},z0\.h\[8\]' +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.s\[w8,0:1\],{z0\.s-z= 3\.s},z0\.s\[0\]' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], {z0\.h-z3\.h}, z0\.h\[0\] +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.h\[w8,0:1\],{z0\.h-z= 3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], {z0\.h-z3\.h}, z0\.h\[0\] +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w7,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w12,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: the last offset is equal to the first offset at oper= and 1 -- `bfmlal za\.s\[w8,0:0\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0:2\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: starting offset is not a multiple of 2 at operand 1 = -- `bfmlal za\.s\[w8,1:2\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: the last offset is less than the first offset at ope= rand 1 -- `bfmlal za\.s\[w8,1:0\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 14 at operand 1 -= - `bfmlal za\.s\[w8,-2:-1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 14 at operand 1 -= - `bfmlal za\.s\[w8,16:17\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: unexpected vector group size at operand 1 -- `bfmlal= za\.s\[w8,0:1,vgx2\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: z0-z15 expected at operand 3 -- `bfmlal za\.s\[w8,0:= 1\],z0\.h,z16\.h' +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.s\[w8,0:1\],z0\.s,z0= \.s' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], z0\.h, z0\.h +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.h\[w8,0:1\],z0\.h,z0= \.h' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], z0\.h, z0\.h +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w7,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w12,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: the last offset is equal to the first offset at oper= and 1 -- `bfmlal za\.s\[w8,0:0\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0:2\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: starting offset is not a multiple of 2 at operand 1 = -- `bfmlal za\.s\[w8,1:2\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: the last offset is less than the first offset at ope= rand 1 -- `bfmlal za\.s\[w8,1:0\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,-2:-1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,8:9\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,16:17\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: expected a list of 4 registers at operand 2 -- `bfml= al za\.s\[w8,0:1,vgx4\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: the register list must have a stride of 1 at operand= 2 -- `bfmlal za\.s\[w8,0:1\],{z1\.h,z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: z0-z15 expected at operand 3 -- `bfmlal za\.s\[w8,0:= 1\],{z0\.h-z1\.h},z16\.h' +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.s\[w8,0:1\],{z0\.s-z= 1\.s},z0\.s' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], {z0\.h-z1\.h}, z0\.h +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.h\[w8,0:1\],{z0\.h-z= 1\.h},z0\.h' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], {z0\.h-z1\.h}, z0\.h +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w7,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w12,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: the last offset is equal to the first offset at oper= and 1 -- `bfmlal za\.s\[w8,0:0\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: expected a range of two offsets at operand 1 -- `bfm= lal za\.s\[w8,0:2\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: starting offset is not a multiple of 2 at operand 1 = -- `bfmlal za\.s\[w8,1:2\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: the last offset is less than the first offset at ope= rand 1 -- `bfmlal za\.s\[w8,1:0\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,-2:-1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,8:9\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,16:17\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: expected a list of 2 registers at operand 2 -- `bfml= al za\.s\[w8,0:1,vgx2\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: the register list must have a stride of 1 at operand= 2 -- `bfmlal za\.s\[w8,0:1\],{z1\.h,z3\.h,z5\.h,z7\.h},z0\.h' +[^ :]+:[0-9]+: Error: z0-z15 expected at operand 3 -- `bfmlal za\.s\[w8,0:= 1\],{z0\.h-z3\.h},z16\.h' +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.s\[w8,0:1\],{z0\.s-z= 3\.s},z0\.s' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], {z0\.h-z3\.h}, z0\.h +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\.h\[w8,0:1\],{z0\.h-z= 3\.h},z0\.h' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], {z0\.h-z3\.h}, z0\.h +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w7,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w12,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,-2:-1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: starting offset is not a multiple of 2 at operand 1 = -- `bfmlal za\.s\[w8,1:2\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,8:9\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: start register out of range at operand 2 -- `bfmlal = za\.s\[w8,0:1\],{z1\.h-z2\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: start register out of range at operand 3 -- `bfmlal = za\.s\[w8,0:1\],{z0\.h-z1\.h},{z15\.h-z16\.h}' +[^ :]+:[0-9]+: Error: start register out of range at operand 3 -- `bfmlal = za\.s\[w8,0:1\],{z0\.h-z1\.h},{z31\.h,z0\.h}' +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w7,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: expected a selection register in the range w8-w11 at= operand 1 -- `bfmlal za\.s\[w12,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,-2:-1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: starting offset is not a multiple of 2 at operand 1 = -- `bfmlal za\.s\[w8,1:2\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: immediate offset out of range 0 to 6 at operand 1 --= `bfmlal za\.s\[w8,8:9\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: start register out of range at operand 2 -- `bfmlal = za\.s\[w8,0:1\],{z1\.h-z4\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: start register out of range at operand 2 -- `bfmlal = za\.s\[w8,0:1\],{z2\.h-z5\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: start register out of range at operand 2 -- `bfmlal = za\.s\[w8,0:1\],{z3\.h-z6\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: start register out of range at operand 3 -- `bfmlal = za\.s\[w8,0:1\],{z0\.h-z3\.h},{z15\.h-z18\.h}' +[^ :]+:[0-9]+: Error: start register out of range at operand 3 -- `bfmlal = za\.s\[w8,0:1\],{z0\.h-z3\.h},{z29\.h,z30\.h,z31\.h,z0\.h}' +[^ :]+:[0-9]+: Error: expected a list of 2 or 4 registers at operand 2 -- = `bfmlal za\.s\[w8,0:1\],{z0\.h-z2\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: expected a list of 4 registers at operand 3 -- `bfml= al za\.s\[w8,0:1\],{z0\.h-z3\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: expected a list of 2 registers at operand 3 -- `bfml= al za\.s\[w8,0:1\],{z0\.h-z1\.h},{z0\.h-z2\.h}' +[^ :]+:[0-9]+: Error: expected a list of 2 registers at operand 3 -- `bfml= al za\.s\[w8,0:1\],{z0\.h-z1\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: too many registers in vector register list at operan= d 3 -- `bfmlal za\.s\[w8,0:1\],{z0\.h-z1\.h},{z0\.h-z4\.h}' +[^ :]+:[0-9]+: Error: expected a list of 4 registers at operand 2 -- `bfml= al za\.s\[w8,0:1,vgx4\],{z0\.h-z1\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: expected a list of 4 registers at operand 3 -- `bfml= al za\.s\[w8,0:1,vgx4\],{z0\.h-z3\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: expected a list of 2 registers at operand 3 -- `bfml= al za\.s\[w8,0:1,vgx2\],{z0\.h-z1\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: expected a list of 2 registers at operand 2 -- `bfml= al za\.s\[w8,0:1,vgx2\],{z0\.h-z3\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\[w8,0:1\],{z0\.h-z1\.= h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], {z0\.h-z1\.h}, {z0\.h-z1= \.h} +[^ :]+:[0-9]+: Error: operand mismatch -- `bfmlal za\[w8,0:1\],{z0\.h-z3\.= h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Info: did you mean this\? +[^ :]+:[0-9]+: Info: bfmlal za\.s\[w8, 0:1\], {z0\.h-z3\.h}, {z0\.h-z3= \.h} diff --git a/gas/testsuite/gas/aarch64/sme2-12-invalid.s b/gas/testsuite/ga= s/aarch64/sme2-12-invalid.s new file mode 100644 index 00000000000..1d158ed6912 --- /dev/null +++ b/gas/testsuite/gas/aarch64/sme2-12-invalid.s @@ -0,0 +1,136 @@ + bfmlal 0, z0.h, z0.h[0] + bfmlal za.s[w8, 0:1], 0, z0.h[0] + bfmlal za.s[w8, 0:1], z0.h, 0 + + bfmlal za.s[w7, 0:1], z0.h, z0.h[0] + bfmlal za.s[w12, 0:1], z0.h, z0.h[0] + bfmlal za.s[w8, 0], z0.h, z0.h[0] + bfmlal za.s[w8, 0:0], z0.h, z0.h[0] + bfmlal za.s[w8, 0:2], z0.h, z0.h[0] + bfmlal za.s[w8, 1:2], z0.h, z0.h[0] + bfmlal za.s[w8, 1:0], z0.h, z0.h[0] + bfmlal za.s[w8, -2:-1], z0.h, z0.h[0] + bfmlal za.s[w8, 16:17], z0.h, z0.h[0] + bfmlal za.s[w8, 0:1, vgx2], z0.h, z0.h[0] + bfmlal za.s[w8, 0:1], z0.h, z16.h[0] + bfmlal za.s[w8, 0:1], z0.h, z0.h[-1] + bfmlal za.s[w8, 0:1], z0.h, z0.h[8] + bfmlal za.s[w8, 0:1], z0.s, z0.s[0] + bfmlal za.h[w8, 0:1], z0.h, z0.h[0] + + bfmlal za.s[w7, 0:1], { z0.h - z1.h }, z0.h[0] + bfmlal za.s[w12, 0:1], { z0.h - z1.h }, z0.h[0] + bfmlal za.s[w8, 0], { z0.h - z1.h }, z0.h[0] + bfmlal za.s[w8, 0:0], { z0.h - z1.h }, z0.h[0] + bfmlal za.s[w8, 0:2], { z0.h - z1.h }, z0.h[0] + bfmlal za.s[w8, 1:2], { z0.h - z1.h }, z0.h[0] + bfmlal za.s[w8, 1:0], { z0.h - z1.h }, z0.h[0] + bfmlal za.s[w8, -2:-1], { z0.h - z1.h }, z0.h[0] + bfmlal za.s[w8, 8:9], { z0.h - z1.h }, z0.h[0] + bfmlal za.s[w8, 16:17], { z0.h - z1.h }, z0.h[0] + bfmlal za.s[w8, 0:1, vgx4], { z0.h - z1.h }, z0.h[0] + bfmlal za.s[w8, 0:1], { z1.h - z2.h }, z0.h[0] + bfmlal za.s[w8, 0:1], { z1.h, z3.h }, z0.h[0] + bfmlal za.s[w8, 0:1], { z0.h - z1.h }, z16.h[0] + bfmlal za.s[w8, 0:1], { z0.h - z1.h }, z0.h[-1] + bfmlal za.s[w8, 0:1], { z0.h - z1.h }, z0.h[8] + bfmlal za.s[w8, 0:1], { z0.s - z1.s }, z0.s[0] + bfmlal za.h[w8, 0:1], { z0.h - z1.h }, z0.h[0] + + bfmlal za.s[w7, 0:1], { z0.h - z3.h }, z0.h[0] + bfmlal za.s[w12, 0:1], { z0.h - z3.h }, z0.h[0] + bfmlal za.s[w8, 0], { z0.h - z3.h }, z0.h[0] + bfmlal za.s[w8, 0:0], { z0.h - z3.h }, z0.h[0] + bfmlal za.s[w8, 0:2], { z0.h - z3.h }, z0.h[0] + bfmlal za.s[w8, 1:2], { z0.h - z3.h }, z0.h[0] + bfmlal za.s[w8, 1:0], { z0.h - z3.h }, z0.h[0] + bfmlal za.s[w8, -2:-1], { z0.h - z3.h }, z0.h[0] + bfmlal za.s[w8, 8:9], { z0.h - z3.h }, z0.h[0] + bfmlal za.s[w8, 16:17], { z0.h - z3.h }, z0.h[0] + bfmlal za.s[w8, 0:1, vgx2], { z0.h - z3.h }, z0.h[0] + bfmlal za.s[w8, 0:1], { z1.h - z4.h }, z0.h[0] + bfmlal za.s[w8, 0:1], { z1.h, z3.h, z5.h, z7.h }, z0.h[0] + bfmlal za.s[w8, 0:1], { z0.h - z3.h }, z16.h[0] + bfmlal za.s[w8, 0:1], { z0.h - z3.h }, z0.h[-1] + bfmlal za.s[w8, 0:1], { z0.h - z3.h }, z0.h[8] + bfmlal za.s[w8, 0:1], { z0.s - z3.s }, z0.s[0] + bfmlal za.h[w8, 0:1], { z0.h - z3.h }, z0.h[0] + + bfmlal za.s[w7, 0:1], z0.h, z0.h + bfmlal za.s[w12, 0:1], z0.h, z0.h + bfmlal za.s[w8, 0], z0.h, z0.h + bfmlal za.s[w8, 0:0], z0.h, z0.h + bfmlal za.s[w8, 0:2], z0.h, z0.h + bfmlal za.s[w8, 1:2], z0.h, z0.h + bfmlal za.s[w8, 1:0], z0.h, z0.h + bfmlal za.s[w8, -2:-1], z0.h, z0.h + bfmlal za.s[w8, 16:17], z0.h, z0.h + bfmlal za.s[w8, 0:1, vgx2], z0.h, z0.h + bfmlal za.s[w8, 0:1], z0.h, z16.h + bfmlal za.s[w8, 0:1], z0.s, z0.s + bfmlal za.h[w8, 0:1], z0.h, z0.h + + bfmlal za.s[w7, 0:1], { z0.h - z1.h }, z0.h + bfmlal za.s[w12, 0:1], { z0.h - z1.h }, z0.h + bfmlal za.s[w8, 0], { z0.h - z1.h }, z0.h + bfmlal za.s[w8, 0:0], { z0.h - z1.h }, z0.h + bfmlal za.s[w8, 0:2], { z0.h - z1.h }, z0.h + bfmlal za.s[w8, 1:2], { z0.h - z1.h }, z0.h + bfmlal za.s[w8, 1:0], { z0.h - z1.h }, z0.h + bfmlal za.s[w8, -2:-1], { z0.h - z1.h }, z0.h + bfmlal za.s[w8, 8:9], { z0.h - z1.h }, z0.h + bfmlal za.s[w8, 16:17], { z0.h - z1.h }, z0.h + bfmlal za.s[w8, 0:1, vgx4], { z0.h - z1.h }, z0.h + bfmlal za.s[w8, 0:1], { z1.h, z3.h }, z0.h + bfmlal za.s[w8, 0:1], { z0.h - z1.h }, z16.h + bfmlal za.s[w8, 0:1], { z0.s - z1.s }, z0.s + bfmlal za.h[w8, 0:1], { z0.h - z1.h }, z0.h + + bfmlal za.s[w7, 0:1], { z0.h - z3.h }, z0.h + bfmlal za.s[w12, 0:1], { z0.h - z3.h }, z0.h + bfmlal za.s[w8, 0], { z0.h - z3.h }, z0.h + bfmlal za.s[w8, 0:0], { z0.h - z3.h }, z0.h + bfmlal za.s[w8, 0:2], { z0.h - z3.h }, z0.h + bfmlal za.s[w8, 1:2], { z0.h - z3.h }, z0.h + bfmlal za.s[w8, 1:0], { z0.h - z3.h }, z0.h + bfmlal za.s[w8, -2:-1], { z0.h - z3.h }, z0.h + bfmlal za.s[w8, 8:9], { z0.h - z3.h }, z0.h + bfmlal za.s[w8, 16:17], { z0.h - z3.h }, z0.h + bfmlal za.s[w8, 0:1, vgx2], { z0.h - z3.h }, z0.h + bfmlal za.s[w8, 0:1], { z1.h, z3.h, z5.h, z7.h }, z0.h + bfmlal za.s[w8, 0:1], { z0.h - z3.h }, z16.h + bfmlal za.s[w8, 0:1], { z0.s - z3.s }, z0.s + bfmlal za.h[w8, 0:1], { z0.h - z3.h }, z0.h + + bfmlal za.s[w7, 0:1], { z0.h - z1.h }, { z0.h - z1.h } + bfmlal za.s[w12, 0:1], { z0.h - z1.h }, { z0.h - z1.h } + bfmlal za.s[w8, -2:-1], { z0.h - z1.h }, { z0.h - z1.h } + bfmlal za.s[w8, 1:2], { z0.h - z1.h }, { z0.h - z1.h } + bfmlal za.s[w8, 8:9], { z0.h - z1.h }, { z0.h - z1.h } + bfmlal za.s[w8, 0:1], { z1.h - z2.h }, { z0.h - z1.h } + bfmlal za.s[w8, 0:1], { z0.h - z1.h }, { z15.h - z16.h } + bfmlal za.s[w8, 0:1], { z0.h - z1.h }, { z31.h, z0.h } + + bfmlal za.s[w7, 0:1], { z0.h - z3.h }, { z0.h - z3.h } + bfmlal za.s[w12, 0:1], { z0.h - z3.h }, { z0.h - z3.h } + bfmlal za.s[w8, -2:-1], { z0.h - z3.h }, { z0.h - z3.h } + bfmlal za.s[w8, 1:2], { z0.h - z3.h }, { z0.h - z3.h } + bfmlal za.s[w8, 8:9], { z0.h - z3.h }, { z0.h - z3.h } + bfmlal za.s[w8, 0:1], { z1.h - z4.h }, { z0.h - z3.h } + bfmlal za.s[w8, 0:1], { z2.h - z5.h }, { z0.h - z3.h } + bfmlal za.s[w8, 0:1], { z3.h - z6.h }, { z0.h - z3.h } + bfmlal za.s[w8, 0:1], { z0.h - z3.h }, { z15.h - z18.h } + bfmlal za.s[w8, 0:1], { z0.h - z3.h }, { z29.h, z30.h, z31.h, z0.h } + + bfmlal za.s[w8, 0:1], { z0.h - z2.h }, { z0.h - z1.h } + bfmlal za.s[w8, 0:1], { z0.h - z3.h }, { z0.h - z1.h } + bfmlal za.s[w8, 0:1], { z0.h - z1.h }, { z0.h - z2.h } + bfmlal za.s[w8, 0:1], { z0.h - z1.h }, { z0.h - z3.h } + bfmlal za.s[w8, 0:1], { z0.h - z1.h }, { z0.h - z4.h } + + bfmlal za.s[w8, 0:1, vgx4], { z0.h - z1.h }, { z0.h - z3.h } + bfmlal za.s[w8, 0:1, vgx4], { z0.h - z3.h }, { z0.h - z1.h } + bfmlal za.s[w8, 0:1, vgx2], { z0.h - z1.h }, { z0.h - z3.h } + bfmlal za.s[w8, 0:1, vgx2], { z0.h - z3.h }, { z0.h - z1.h } + bfmlal za[w8, 0:1], { z0.h - z1.h }, { z0.h - z1.h } + bfmlal za[w8, 0:1], { z0.h - z3.h }, { z0.h - z3.h } diff --git a/gas/testsuite/gas/aarch64/sme2-12-noarch.d b/gas/testsuite/gas= /aarch64/sme2-12-noarch.d new file mode 100644 index 00000000000..ecaeede5221 --- /dev/null +++ b/gas/testsuite/gas/aarch64/sme2-12-noarch.d @@ -0,0 +1,3 @@ +#as: -march=3Darmv8-a+sme +#source: sme2-12.s +#error_output: sme2-12-noarch.l diff --git a/gas/testsuite/gas/aarch64/sme2-12-noarch.l b/gas/testsuite/gas= /aarch64/sme2-12-noarch.l new file mode 100644 index 00000000000..7544d1e2164 --- /dev/null +++ b/gas/testsuite/gas/aarch64/sme2-12-noarch.l @@ -0,0 +1,571 @@ +[^ :]+: Assembler messages: +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.s\[W= 8,0:1\],Z0\.h,Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.S\[W= 8,0:1\],Z0\.H,Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 11,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,14:15\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],z31\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],z0\.h,z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],z0\.h,z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 9,10:11\],z21\.h,z9\.h\[2\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1,vgx2\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.s\[W= 8,0:1,VGx2\],{Z0\.h-Z1\.h},Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.S\[W= 8,0:1,VGX2\],{Z0\.H-Z1\.H},Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 11,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,6:7\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z30\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z1\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z1\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 9,4:5\],{z18\.h-z19\.h},z9\.h\[3\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1,vgx4\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.s\[W= 8,0:1,VGx4\],{Z0\.h-Z3\.h},Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.S\[W= 8,0:1,VGX4\],{Z0\.H-Z3\.H},Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 11,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,6:7\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z28\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z3\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z3\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 9,4:5\],{z24\.h-z27\.h},z14\.h\[5\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.s\[W= 8,0:1\],Z0\.h,Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.S\[W= 8,0:1\],Z0\.H,Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 11,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,14:15\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],z31\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],z0\.h,z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 10,2:3\],z25\.h,z7\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1,vgx2\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.s\[W= 8,0:1,VGx2\],{Z0\.h-Z1\.h},Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.S\[W= 8,0:1,VGX2\],{Z0\.H-Z1\.H},Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 11,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,6:7\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z1\.h-z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z30\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z31\.h,z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z31\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z1\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 9,4:5\],{z18\.h-z19\.h},z13\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1,vgx4\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.s\[W= 8,0:1,VGx4\],{Z0\.h-Z3\.h},Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.S\[W= 8,0:1,VGX4\],{Z0\.H-Z3\.H},Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 11,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,6:7\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 11,0:1\],{z1\.h-z4\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z28\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z29\.h,z30\.h,z31\.h,z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z29\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z30\.h,z31\.h,z0\.h,z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z30\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z31\.h,z0\.h,z1\.h,z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z31\.h-z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z3\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 9,4:5\],{z24\.h-z27\.h},z14\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1,vgx2\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.s\[W= 8,0:1,VGx2\],{Z0\.h-Z1\.h},{Z0\.h-Z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.S\[W= 8,0:1,VGX2\],{Z0\.H-Z1\.H},{Z0\.H-Z1\.H}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 11,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,6:7\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z30\.h-z31\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z1\.h},{z30\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 10,2:3\],{z22\.h-z23\.h},{z18\.h-z19\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1,vgx4\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.s\[W= 8,0:1,VGx4\],{Z0\.h-Z3\.h},{Z0\.h-Z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal ZA\.S\[W= 8,0:1,VGX4\],{Z0\.H-Z3\.H},{Z0\.H-Z3\.H}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 11,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,6:7\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z28\.h-z31\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 8,0:1\],{z0\.h-z3\.h},{z28\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlal za\.s\[w= 11,4:5\],{z16\.h-z19\.h},{z24\.h-z27\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.s\[W= 8,0:1\],Z0\.h,Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.S\[W= 8,0:1\],Z0\.H,Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 11,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,14:15\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],z31\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],z0\.h,z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],z0\.h,z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 9,10:11\],z21\.h,z9\.h\[2\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1,vgx2\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.s\[W= 8,0:1,VGx2\],{Z0\.h-Z1\.h},Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.S\[W= 8,0:1,VGX2\],{Z0\.H-Z1\.H},Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 11,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,6:7\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z30\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z1\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z1\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 9,4:5\],{z18\.h-z19\.h},z9\.h\[3\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1,vgx4\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.s\[W= 8,0:1,VGx4\],{Z0\.h-Z3\.h},Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.S\[W= 8,0:1,VGX4\],{Z0\.H-Z3\.H},Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 11,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,6:7\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z28\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z3\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z3\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 9,4:5\],{z24\.h-z27\.h},z14\.h\[5\]' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.s\[W= 8,0:1\],Z0\.h,Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.S\[W= 8,0:1\],Z0\.H,Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 11,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,14:15\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],z31\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],z0\.h,z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 10,2:3\],z25\.h,z7\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1,vgx2\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.s\[W= 8,0:1,VGx2\],{Z0\.h-Z1\.h},Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.S\[W= 8,0:1,VGX2\],{Z0\.H-Z1\.H},Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 11,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,6:7\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z30\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z1\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 9,4:5\],{z18\.h-z19\.h},z13\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1,vgx4\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.s\[W= 8,0:1,VGx4\],{Z0\.h-Z3\.h},Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.S\[W= 8,0:1,VGX4\],{Z0\.H-Z3\.H},Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 11,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,6:7\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z28\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z3\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 9,4:5\],{z24\.h-z27\.h},z14\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1,vgx2\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.s\[W= 8,0:1,VGx2\],{Z0\.h-Z1\.h},{Z0\.h-Z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.S\[W= 8,0:1,VGX2\],{Z0\.H-Z1\.H},{Z0\.H-Z1\.H}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 11,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,6:7\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z30\.h-z31\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z1\.h},{z30\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 10,2:3\],{z22\.h-z23\.h},{z18\.h-z19\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1,vgx4\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.s\[W= 8,0:1,VGx4\],{Z0\.h-Z3\.h},{Z0\.h-Z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl ZA\.S\[W= 8,0:1,VGX4\],{Z0\.H-Z3\.H},{Z0\.H-Z3\.H}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 11,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,6:7\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z28\.h-z31\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 8,0:1\],{z0\.h-z3\.h},{z28\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `bfmlsl za\.s\[w= 11,4:5\],{z16\.h-z19\.h},{z24\.h-z27\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.s\[W8= ,0:1\],Z0\.h,Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.S\[W8= ,0:1\],Z0\.H,Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w1= 1,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,14:15\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],z31\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],z0\.h,z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],z0\.h,z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w9= ,10:11\],z21\.h,z9\.h\[2\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.s\[W8= ,0:1,VGx2\],{Z0\.h-Z1\.h},Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.S\[W8= ,0:1,VGX2\],{Z0\.H-Z1\.H},Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w9= ,4:5\],{z18\.h-z19\.h},z9\.h\[3\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.s\[W8= ,0:1,VGx4\],{Z0\.h-Z3\.h},Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.S\[W8= ,0:1,VGX4\],{Z0\.H-Z3\.H},Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w9= ,4:5\],{z24\.h-z27\.h},z14\.h\[5\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.s\[W8= ,0:1\],Z0\.h,Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.S\[W8= ,0:1\],Z0\.H,Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w1= 1,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,14:15\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],z31\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],z0\.h,z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w1= 0,2:3\],z25\.h,z7\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.s\[W8= ,0:1,VGx2\],{Z0\.h-Z1\.h},Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.S\[W8= ,0:1,VGX2\],{Z0\.H-Z1\.H},Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z31\.h,z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z31\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w9= ,4:5\],{z19\.h-z20\.h},z13\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.s\[W8= ,0:1,VGx4\],{Z0\.h-Z3\.h},Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.S\[W8= ,0:1,VGX4\],{Z0\.H-Z3\.H},Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z29\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z30\.h,z31\.h,z0\.h,z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z30\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z31\.h-z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w9= ,4:5\],{z25\.h-z28\.h},z14\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.s\[W8= ,0:1,VGx2\],{Z0\.h-Z1\.h},{Z0\.h-Z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.S\[W8= ,0:1,VGX2\],{Z0\.H-Z1\.H},{Z0\.H-Z1\.H}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,6:7\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z30\.h-z31\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z30\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w1= 0,2:3\],{z22\.h-z23\.h},{z18\.h-z19\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.s\[W8= ,0:1,VGx4\],{Z0\.h-Z3\.h},{Z0\.h-Z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal ZA\.S\[W8= ,0:1,VGX4\],{Z0\.H-Z3\.H},{Z0\.H-Z3\.H}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,6:7\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z28\.h-z31\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z28\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlal za\.s\[w1= 1,4:5\],{z16\.h-z19\.h},{z24\.h-z27\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.s\[W8= ,0:1\],Z0\.h,Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.S\[W8= ,0:1\],Z0\.H,Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w1= 1,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,14:15\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],z31\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],z0\.h,z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],z0\.h,z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w9= ,10:11\],z21\.h,z9\.h\[2\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.s\[W8= ,0:1,VGx2\],{Z0\.h-Z1\.h},Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.S\[W8= ,0:1,VGX2\],{Z0\.H-Z1\.H},Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w9= ,4:5\],{z18\.h-z19\.h},z9\.h\[3\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.s\[W8= ,0:1,VGx4\],{Z0\.h-Z3\.h},Z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.S\[W8= ,0:1,VGX4\],{Z0\.H-Z3\.H},Z0\.H\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w9= ,4:5\],{z24\.h-z27\.h},z14\.h\[5\]' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.s\[W8= ,0:1\],Z0\.h,Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.S\[W8= ,0:1\],Z0\.H,Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w1= 1,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,14:15\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],z31\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],z0\.h,z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w1= 0,2:3\],z25\.h,z7\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.s\[W8= ,0:1,VGx2\],{Z0\.h-Z1\.h},Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.S\[W8= ,0:1,VGX2\],{Z0\.H-Z1\.H},Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z31\.h,z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z31\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w9= ,4:5\],{z19\.h-z20\.h},z13\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.s\[W8= ,0:1,VGx4\],{Z0\.h-Z3\.h},Z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.S\[W8= ,0:1,VGX4\],{Z0\.H-Z3\.H},Z0\.H' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z29\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z30\.h,z31\.h,z0\.h,z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z30\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z31\.h-z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w9= ,4:5\],{z25\.h-z28\.h},z14\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.s\[W8= ,0:1,VGx2\],{Z0\.h-Z1\.h},{Z0\.h-Z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.S\[W8= ,0:1,VGX2\],{Z0\.H-Z1\.H},{Z0\.H-Z1\.H}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,6:7\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z30\.h-z31\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z30\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w1= 0,2:3\],{z22\.h-z23\.h},{z18\.h-z19\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.s\[W8= ,0:1,VGx4\],{Z0\.h-Z3\.h},{Z0\.h-Z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl ZA\.S\[W8= ,0:1,VGX4\],{Z0\.H-Z3\.H},{Z0\.H-Z3\.H}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,6:7\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z28\.h-z31\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z28\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `fmlsl za\.s\[w1= 1,4:5\],{z16\.h-z19\.h},{z24\.h-z27\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w1= 1,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,14:15\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],z31\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],z0\.h,z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],z0\.h,z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w9= ,10:11\],z21\.h,z9\.h\[2\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w9= ,4:5\],{z18\.h-z19\.h},z9\.h\[3\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w9= ,4:5\],{z24\.h-z27\.h},z14\.h\[5\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w1= 1,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,14:15\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],z31\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],z0\.h,z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w1= 0,2:3\],z25\.h,z7\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z31\.h,z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z31\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w9= ,4:5\],{z19\.h-z20\.h},z13\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z29\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z30\.h,z31\.h,z0\.h,z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z30\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z31\.h,z0\.h,z1\.h,z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z31\.h-z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w9= ,4:5\],{z25\.h-z28\.h},z14\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,6:7\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z30\.h-z31\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z30\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w1= 0,2:3\],{z22\.h-z23\.h},{z18\.h-z19\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,6:7\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z28\.h-z31\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z28\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlal za\.s\[w1= 1,4:5\],{z16\.h-z19\.h},{z24\.h-z27\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w1= 1,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,14:15\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],z31\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],z0\.h,z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],z0\.h,z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w9= ,10:11\],z21\.h,z9\.h\[2\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w9= ,4:5\],{z18\.h-z19\.h},z9\.h\[3\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w9= ,4:5\],{z24\.h-z27\.h},z14\.h\[5\]' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w1= 1,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,14:15\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],z31\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],z0\.h,z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w1= 0,2:3\],z25\.h,z7\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z31\.h,z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z31\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w9= ,4:5\],{z19\.h-z20\.h},z13\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z29\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z30\.h,z31\.h,z0\.h,z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z30\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z31\.h,z0\.h,z1\.h,z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z31\.h-z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w9= ,4:5\],{z25\.h-z28\.h},z14\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,6:7\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z30\.h-z31\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z30\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w1= 0,2:3\],{z22\.h-z23\.h},{z18\.h-z19\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,6:7\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z28\.h-z31\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z28\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `smlsl za\.s\[w1= 1,4:5\],{z16\.h-z19\.h},{z24\.h-z27\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w1= 1,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,14:15\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],z31\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],z0\.h,z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],z0\.h,z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w9= ,10:11\],z21\.h,z9\.h\[2\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w9= ,4:5\],{z18\.h-z19\.h},z9\.h\[3\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w9= ,4:5\],{z24\.h-z27\.h},z14\.h\[5\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w1= 1,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,14:15\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],z31\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],z0\.h,z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w1= 0,2:3\],z25\.h,z7\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z31\.h,z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z31\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w9= ,4:5\],{z19\.h-z20\.h},z13\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z29\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z30\.h,z31\.h,z0\.h,z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z30\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z31\.h,z0\.h,z1\.h,z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z31\.h-z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w9= ,4:5\],{z25\.h-z28\.h},z14\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,6:7\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z30\.h-z31\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z30\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w1= 0,2:3\],{z22\.h-z23\.h},{z18\.h-z19\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,6:7\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z28\.h-z31\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z28\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlal za\.s\[w1= 1,4:5\],{z16\.h-z19\.h},{z24\.h-z27\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w1= 1,0:1\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,14:15\],z0\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],z31\.h,z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],z0\.h,z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],z0\.h,z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w9= ,10:11\],z21\.h,z9\.h\[2\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w9= ,4:5\],{z18\.h-z19\.h},z9\.h\[3\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h\[0\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h\[7\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w9= ,4:5\],{z24\.h-z27\.h},z14\.h\[5\]' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w1= 1,0:1\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,14:15\],z0\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],z31\.h,z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],z0\.h,z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w1= 0,2:3\],z25\.h,z7\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,6:7\],{z0\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z30\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z31\.h,z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z31\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w9= ,4:5\],{z19\.h-z20\.h},z13\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,6:7\],{z0\.h-z3\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z28\.h-z31\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z29\.h-z0\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z30\.h,z31\.h,z0\.h,z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z30\.h-z1\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z31\.h,z0\.h,z1\.h,z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z31\.h-z2\.h},z0\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},z15\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w9= ,4:5\],{z25\.h-z28\.h},z14\.h' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1,vgx2\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w1= 1,0:1\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,6:7\],{z0\.h-z1\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z30\.h-z31\.h},{z0\.h-z1\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z1\.h},{z30\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w1= 0,2:3\],{z22\.h-z23\.h},{z18\.h-z19\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1,vgx4\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w1= 1,0:1\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,6:7\],{z0\.h-z3\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z28\.h-z31\.h},{z0\.h-z3\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w8= ,0:1\],{z0\.h-z3\.h},{z28\.h-z31\.h}' +[^ :]+:[0-9]+: Error: selected processor does not support `umlsl za\.s\[w1= 1,4:5\],{z16\.h-z19\.h},{z24\.h-z27\.h}' diff --git a/gas/testsuite/gas/aarch64/sme2-12.d b/gas/testsuite/gas/aarch6= 4/sme2-12.d new file mode 100644 index 00000000000..958a1bd3f58 --- /dev/null +++ b/gas/testsuite/gas/aarch64/sme2-12.d @@ -0,0 +1,579 @@ +#as: -march=3Darmv8-a+sme2 +#objdump: -dr + +[^:]+: file format .* + + +[^:]+: + +[^:]+: +[^:]+: c1801010 bfmlal za\.s\[w8, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c1801010 bfmlal za\.s\[w8, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c1801010 bfmlal za\.s\[w8, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c1807010 bfmlal za\.s\[w11, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c1801017 bfmlal za\.s\[w8, 14:15\], z0\.h, z0\.h\[0\] +[^:]+: c18013f0 bfmlal za\.s\[w8, 0:1\], z31\.h, z0\.h\[0\] +[^:]+: c18f1010 bfmlal za\.s\[w8, 0:1\], z0\.h, z15\.h\[0\] +[^:]+: c1809c10 bfmlal za\.s\[w8, 0:1\], z0\.h, z0\.h\[7\] +[^:]+: c1893ab5 bfmlal za\.s\[w9, 10:11\], z21\.h, z9\.h\[2\] +[^:]+: c1901010 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1901010 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1901010 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1901010 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1907010 bfmlal za\.s\[w11, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1901013 bfmlal za\.s\[w8, 6:7, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c19013d0 bfmlal za\.s\[w8, 0:1, vgx2\], {z30\.h-z31\.h}, z0\.h\[0\] +[^:]+: c19f1010 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z15\.h\[0\] +[^:]+: c1901c14 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[7\] +[^:]+: c1993656 bfmlal za\.s\[w9, 4:5, vgx2\], {z18\.h-z19\.h}, z9\.h\[3\] +[^:]+: c1909010 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c1909010 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c1909010 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c1909010 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c190f010 bfmlal za\.s\[w11, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c1909013 bfmlal za\.s\[w8, 6:7, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c1909390 bfmlal za\.s\[w8, 0:1, vgx4\], {z28\.h-z31\.h}, z0\.h\[0\] +[^:]+: c19f9010 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z15\.h\[0\] +[^:]+: c1909c14 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[7\] +[^:]+: c19ebb16 bfmlal za\.s\[w9, 4:5, vgx4\], {z24\.h-z27\.h}, z14\.h\[5= \] +[^:]+: c1200c10 bfmlal za\.s\[w8, 0:1\], z0\.h, z0\.h +[^:]+: c1200c10 bfmlal za\.s\[w8, 0:1\], z0\.h, z0\.h +[^:]+: c1200c10 bfmlal za\.s\[w8, 0:1\], z0\.h, z0\.h +[^:]+: c1206c10 bfmlal za\.s\[w11, 0:1\], z0\.h, z0\.h +[^:]+: c1200c17 bfmlal za\.s\[w8, 14:15\], z0\.h, z0\.h +[^:]+: c1200ff0 bfmlal za\.s\[w8, 0:1\], z31\.h, z0\.h +[^:]+: c12f0c10 bfmlal za\.s\[w8, 0:1\], z0\.h, z15\.h +[^:]+: c1274f31 bfmlal za\.s\[w10, 2:3\], z25\.h, z7\.h +[^:]+: c1200810 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c1200810 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c1200810 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c1200810 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c1206810 bfmlal za\.s\[w11, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c1200813 bfmlal za\.s\[w8, 6:7, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c1200830 bfmlal za\.s\[w8, 0:1, vgx2\], {z1\.h-z2\.h}, z0\.h +[^:]+: c1200bd0 bfmlal za\.s\[w8, 0:1, vgx2\], {z30\.h-z31\.h}, z0\.h +[^:]+: c1200bf0 bfmlal za\.s\[w8, 0:1, vgx2\], {z31\.h-z0\.h}, z0\.h +[^:]+: c1200bf0 bfmlal za\.s\[w8, 0:1, vgx2\], {z31\.h-z0\.h}, z0\.h +[^:]+: c12f0810 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z15\.h +[^:]+: c12d2a52 bfmlal za\.s\[w9, 4:5, vgx2\], {z18\.h-z19\.h}, z13\.h +[^:]+: c1300810 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c1300810 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c1300810 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c1300810 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c1306810 bfmlal za\.s\[w11, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c1300813 bfmlal za\.s\[w8, 6:7, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c1306830 bfmlal za\.s\[w11, 0:1, vgx4\], {z1\.h-z4\.h}, z0\.h +[^:]+: c1300b90 bfmlal za\.s\[w8, 0:1, vgx4\], {z28\.h-z31\.h}, z0\.h +[^:]+: c1300bb0 bfmlal za\.s\[w8, 0:1, vgx4\], {z29\.h-z0\.h}, z0\.h +[^:]+: c1300bb0 bfmlal za\.s\[w8, 0:1, vgx4\], {z29\.h-z0\.h}, z0\.h +[^:]+: c1300bd0 bfmlal za\.s\[w8, 0:1, vgx4\], {z30\.h-z1\.h}, z0\.h +[^:]+: c1300bd0 bfmlal za\.s\[w8, 0:1, vgx4\], {z30\.h-z1\.h}, z0\.h +[^:]+: c1300bf0 bfmlal za\.s\[w8, 0:1, vgx4\], {z31\.h-z2\.h}, z0\.h +[^:]+: c1300bf0 bfmlal za\.s\[w8, 0:1, vgx4\], {z31\.h-z2\.h}, z0\.h +[^:]+: c13f0810 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z15\.h +[^:]+: c13e2b12 bfmlal za\.s\[w9, 4:5, vgx4\], {z24\.h-z27\.h}, z14\.h +[^:]+: c1a00810 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\.= h} +[^:]+: c1a00810 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\.= h} +[^:]+: c1a00810 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\.= h} +[^:]+: c1a00810 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\.= h} +[^:]+: c1a06810 bfmlal za\.s\[w11, 0:1, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\= .h} +[^:]+: c1a00813 bfmlal za\.s\[w8, 6:7, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\.= h} +[^:]+: c1a00bd0 bfmlal za\.s\[w8, 0:1, vgx2\], {z30\.h-z31\.h}, {z0\.h-z1= \.h} +[^:]+: c1be0810 bfmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, {z30\.h-z31= \.h} +[^:]+: c1b24ad1 bfmlal za\.s\[w10, 2:3, vgx2\], {z22\.h-z23\.h}, {z18\.h-= z19\.h} +[^:]+: c1a10810 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\.= h} +[^:]+: c1a10810 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\.= h} +[^:]+: c1a10810 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\.= h} +[^:]+: c1a10810 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\.= h} +[^:]+: c1a16810 bfmlal za\.s\[w11, 0:1, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\= .h} +[^:]+: c1a10813 bfmlal za\.s\[w8, 6:7, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\.= h} +[^:]+: c1a10b90 bfmlal za\.s\[w8, 0:1, vgx4\], {z28\.h-z31\.h}, {z0\.h-z3= \.h} +[^:]+: c1bd0810 bfmlal za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, {z28\.h-z31= \.h} +[^:]+: c1b96a12 bfmlal za\.s\[w11, 4:5, vgx4\], {z16\.h-z19\.h}, {z24\.h-= z27\.h} +[^:]+: c1801018 bfmlsl za\.s\[w8, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c1801018 bfmlsl za\.s\[w8, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c1801018 bfmlsl za\.s\[w8, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c1807018 bfmlsl za\.s\[w11, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c180101f bfmlsl za\.s\[w8, 14:15\], z0\.h, z0\.h\[0\] +[^:]+: c18013f8 bfmlsl za\.s\[w8, 0:1\], z31\.h, z0\.h\[0\] +[^:]+: c18f1018 bfmlsl za\.s\[w8, 0:1\], z0\.h, z15\.h\[0\] +[^:]+: c1809c18 bfmlsl za\.s\[w8, 0:1\], z0\.h, z0\.h\[7\] +[^:]+: c1893abd bfmlsl za\.s\[w9, 10:11\], z21\.h, z9\.h\[2\] +[^:]+: c1901018 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1901018 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1901018 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1901018 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1907018 bfmlsl za\.s\[w11, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c190101b bfmlsl za\.s\[w8, 6:7, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c19013d8 bfmlsl za\.s\[w8, 0:1, vgx2\], {z30\.h-z31\.h}, z0\.h\[0\] +[^:]+: c19f1018 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z15\.h\[0\] +[^:]+: c1901c1c bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[7\] +[^:]+: c199365e bfmlsl za\.s\[w9, 4:5, vgx2\], {z18\.h-z19\.h}, z9\.h\[3\] +[^:]+: c1909018 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c1909018 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c1909018 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c1909018 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c190f018 bfmlsl za\.s\[w11, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c190901b bfmlsl za\.s\[w8, 6:7, vgx4\], {z0\.h-z3\.h}, z0\.h\[0\] +[^:]+: c1909398 bfmlsl za\.s\[w8, 0:1, vgx4\], {z28\.h-z31\.h}, z0\.h\[0\] +[^:]+: c19f9018 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z15\.h\[0\] +[^:]+: c1909c1c bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h\[7\] +[^:]+: c19ebb1e bfmlsl za\.s\[w9, 4:5, vgx4\], {z24\.h-z27\.h}, z14\.h\[5= \] +[^:]+: c1200c18 bfmlsl za\.s\[w8, 0:1\], z0\.h, z0\.h +[^:]+: c1200c18 bfmlsl za\.s\[w8, 0:1\], z0\.h, z0\.h +[^:]+: c1200c18 bfmlsl za\.s\[w8, 0:1\], z0\.h, z0\.h +[^:]+: c1206c18 bfmlsl za\.s\[w11, 0:1\], z0\.h, z0\.h +[^:]+: c1200c1f bfmlsl za\.s\[w8, 14:15\], z0\.h, z0\.h +[^:]+: c1200ff8 bfmlsl za\.s\[w8, 0:1\], z31\.h, z0\.h +[^:]+: c12f0c18 bfmlsl za\.s\[w8, 0:1\], z0\.h, z15\.h +[^:]+: c1274f39 bfmlsl za\.s\[w10, 2:3\], z25\.h, z7\.h +[^:]+: c1200818 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c1200818 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c1200818 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c1200818 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c1206818 bfmlsl za\.s\[w11, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c120081b bfmlsl za\.s\[w8, 6:7, vgx2\], {z0\.h-z1\.h}, z0\.h +[^:]+: c1200bd8 bfmlsl za\.s\[w8, 0:1, vgx2\], {z30\.h-z31\.h}, z0\.h +[^:]+: c12f0818 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z15\.h +[^:]+: c12d2a5a bfmlsl za\.s\[w9, 4:5, vgx2\], {z18\.h-z19\.h}, z13\.h +[^:]+: c1300818 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c1300818 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c1300818 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c1300818 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c1306818 bfmlsl za\.s\[w11, 0:1, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c130081b bfmlsl za\.s\[w8, 6:7, vgx4\], {z0\.h-z3\.h}, z0\.h +[^:]+: c1300b98 bfmlsl za\.s\[w8, 0:1, vgx4\], {z28\.h-z31\.h}, z0\.h +[^:]+: c13f0818 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, z15\.h +[^:]+: c13e2b1a bfmlsl za\.s\[w9, 4:5, vgx4\], {z24\.h-z27\.h}, z14\.h +[^:]+: c1a00818 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\.= h} +[^:]+: c1a00818 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\.= h} +[^:]+: c1a00818 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\.= h} +[^:]+: c1a00818 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\.= h} +[^:]+: c1a06818 bfmlsl za\.s\[w11, 0:1, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\= .h} +[^:]+: c1a0081b bfmlsl za\.s\[w8, 6:7, vgx2\], {z0\.h-z1\.h}, {z0\.h-z1\.= h} +[^:]+: c1a00bd8 bfmlsl za\.s\[w8, 0:1, vgx2\], {z30\.h-z31\.h}, {z0\.h-z1= \.h} +[^:]+: c1be0818 bfmlsl za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, {z30\.h-z31= \.h} +[^:]+: c1b24ad9 bfmlsl za\.s\[w10, 2:3, vgx2\], {z22\.h-z23\.h}, {z18\.h-= z19\.h} +[^:]+: c1a10818 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\.= h} +[^:]+: c1a10818 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\.= h} +[^:]+: c1a10818 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\.= h} +[^:]+: c1a10818 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\.= h} +[^:]+: c1a16818 bfmlsl za\.s\[w11, 0:1, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\= .h} +[^:]+: c1a1081b bfmlsl za\.s\[w8, 6:7, vgx4\], {z0\.h-z3\.h}, {z0\.h-z3\.= h} +[^:]+: c1a10b98 bfmlsl za\.s\[w8, 0:1, vgx4\], {z28\.h-z31\.h}, {z0\.h-z3= \.h} +[^:]+: c1bd0818 bfmlsl za\.s\[w8, 0:1, vgx4\], {z0\.h-z3\.h}, {z28\.h-z31= \.h} +[^:]+: c1b96a1a bfmlsl za\.s\[w11, 4:5, vgx4\], {z16\.h-z19\.h}, {z24\.h-= z27\.h} +[^:]+: c1801000 fmlal za\.s\[w8, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c1801000 fmlal za\.s\[w8, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c1801000 fmlal za\.s\[w8, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c1807000 fmlal za\.s\[w11, 0:1\], z0\.h, z0\.h\[0\] +[^:]+: c1801007 fmlal za\.s\[w8, 14:15\], z0\.h, z0\.h\[0\] +[^:]+: c18013e0 fmlal za\.s\[w8, 0:1\], z31\.h, z0\.h\[0\] +[^:]+: c18f1000 fmlal za\.s\[w8, 0:1\], z0\.h, z15\.h\[0\] +[^:]+: c1809c00 fmlal za\.s\[w8, 0:1\], z0\.h, z0\.h\[7\] +[^:]+: c1893aa5 fmlal za\.s\[w9, 10:11\], z21\.h, z9\.h\[2\] +[^:]+: c1901000 fmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1901000 fmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1901000 fmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1901000 fmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1907000 fmlal za\.s\[w11, 0:1, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c1901003 fmlal za\.s\[w8, 6:7, vgx2\], {z0\.h-z1\.h}, z0\.h\[0\] +[^:]+: c19013c0 fmlal za\.s\[w8, 0:1, vgx2\], {z30\.h-z31\.h}, z0\.h\[0\] +[^:]+: c19f1000 fmlal za\.s\[w8, 0:1, vgx2\], {z0\.h-z1\.h}, z15[...] [diff truncated at 100000 bytes]