From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 7863) id 4237A3858D37; Tue, 21 Nov 2023 05:03:44 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 4237A3858D37 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable From: YunQiang Su To: bfd-cvs@sourceware.org Subject: [binutils-gdb/binutils-2_41-branch] Gold/MIPS: Add targ_extra_size=64 for mips32 triples X-Act-Checkin: binutils-gdb X-Git-Author: YunQiang Su X-Git-Refname: refs/heads/binutils-2_41-branch X-Git-Oldrev: c27eff41737c95a84c01bd1f498931ad2323141c X-Git-Newrev: eb49941e7e16bfcd71bd76544c84bf347b03e64f Message-Id: <20231121050344.4237A3858D37@sourceware.org> Date: Tue, 21 Nov 2023 05:03:44 +0000 (GMT) X-BeenThere: binutils-cvs@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Binutils-cvs mailing list List-Unsubscribe: , List-Archive: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 21 Nov 2023 05:03:44 -0000 https://sourceware.org/git/gitweb.cgi?p=3Dbinutils-gdb.git;h=3Deb49941e7e16= bfcd71bd76544c84bf347b03e64f commit eb49941e7e16bfcd71bd76544c84bf347b03e64f Author: YunQiang Su Date: Tue Nov 21 12:57:15 2023 +0800 Gold/MIPS: Add targ_extra_size=3D64 for mips32 triples =20 Backport commit: 619a8a364d6cdc43d6677f86369aa2b5d1a1cc0f Diff: --- gold/ChangeLog | 4 ++++ gold/configure.tgt | 2 ++ 2 files changed, 6 insertions(+) diff --git a/gold/ChangeLog b/gold/ChangeLog index 3b09989d32d..4288254a68c 100644 --- a/gold/ChangeLog +++ b/gold/ChangeLog @@ -1,3 +1,7 @@ +2023-11-21 YunQiang Su + + * configure.tgt (mips targets): Set targ_extra_size=3D64. + 2023-11-21 YunQiang Su =20 * configure.tgt (mips targets): Set targ_machine to EM_MIPS for diff --git a/gold/configure.tgt b/gold/configure.tgt index 751c8fd06c6..836727f67de 100644 --- a/gold/configure.tgt +++ b/gold/configure.tgt @@ -157,6 +157,7 @@ mips*el*-*-*|mips*le*-*-*) targ_obj=3Dmips targ_machine=3DEM_MIPS targ_size=3D32 + targ_extra_size=3D64 targ_big_endian=3Dfalse targ_extra_big_endian=3Dtrue ;; @@ -164,6 +165,7 @@ mips*-*-*) targ_obj=3Dmips targ_machine=3DEM_MIPS targ_size=3D32 + targ_extra_size=3D64 targ_big_endian=3Dtrue targ_extra_big_endian=3Dfalse ;;