* [PATCH] Add i6400 entry to the MIPS CPU table.
@ 2015-03-09 9:40 Andrew Bennett
2015-03-09 20:01 ` Richard Sandiford
0 siblings, 1 reply; 4+ messages in thread
From: Andrew Bennett @ 2015-03-09 9:40 UTC (permalink / raw)
To: binutils; +Cc: rdsandiford
Hi,
This patch adds the MIPS i6400 Core (http://www.imgtec.com/mips/warrior/iclass.asp)
to the MIPS CPU table.
The patch and ChangeLog are below.
Ok to commit?
Regards,
Andrew
gas/
* config/tc-mips.c (mips_cpu_info_table): Add i6400 entry.
diff --git a/gas/config/tc-mips.c b/gas/config/tc-mips.c
index af18430..e61bb4d 100644
--- a/gas/config/tc-mips.c
+++ b/gas/config/tc-mips.c
@@ -18686,6 +18686,9 @@ static const struct mips_cpu_info mips_cpu_info_table[] =
MIPS64R2 rather than MIPS64. */
{ "xlp", 0, 0, ISA_MIPS64R2, CPU_XLR },
+ /* i6400. */
+ { "i6400", 0, ASE_MSA, ISA_MIPS64R6, CPU_MIPS64R6},
+
/* End marker */
{ NULL, 0, 0, 0, 0 }
};
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH] Add i6400 entry to the MIPS CPU table.
2015-03-09 9:40 [PATCH] Add i6400 entry to the MIPS CPU table Andrew Bennett
@ 2015-03-09 20:01 ` Richard Sandiford
2015-03-09 20:14 ` Matthew Fortune
0 siblings, 1 reply; 4+ messages in thread
From: Richard Sandiford @ 2015-03-09 20:01 UTC (permalink / raw)
To: Andrew Bennett; +Cc: binutils
Andrew Bennett <Andrew.Bennett@imgtec.com> writes:
> This patch adds the MIPS i6400 Core
> (http://www.imgtec.com/mips/warrior/iclass.asp) to the MIPS CPU table.
>
> The patch and ChangeLog are below.
>
> Ok to commit?
OK, thanks.
Richard
^ permalink raw reply [flat|nested] 4+ messages in thread
* RE: [PATCH] Add i6400 entry to the MIPS CPU table.
2015-03-09 20:01 ` Richard Sandiford
@ 2015-03-09 20:14 ` Matthew Fortune
2015-03-12 16:39 ` Andrew Bennett
0 siblings, 1 reply; 4+ messages in thread
From: Matthew Fortune @ 2015-03-09 20:14 UTC (permalink / raw)
To: Andrew Bennett; +Cc: binutils, Richard Sandiford
Richard Sandiford <rdsandiford@googlemail.com> writes:
> Andrew Bennett <Andrew.Bennett@imgtec.com> writes:
> > This patch adds the MIPS i6400 Core
> > (http://www.imgtec.com/mips/warrior/iclass.asp) to the MIPS CPU table.
> >
> > The patch and ChangeLog are below.
> >
> > Ok to commit?
>
> OK, thanks.
Could you add i6400 to the list of supported arch values in c-mips.texi too.
Thanks,
Matthew
^ permalink raw reply [flat|nested] 4+ messages in thread
* RE: [PATCH] Add i6400 entry to the MIPS CPU table.
2015-03-09 20:14 ` Matthew Fortune
@ 2015-03-12 16:39 ` Andrew Bennett
0 siblings, 0 replies; 4+ messages in thread
From: Andrew Bennett @ 2015-03-12 16:39 UTC (permalink / raw)
To: Matthew Fortune; +Cc: binutils, Richard Sandiford
> Could you add i6400 to the list of supported arch values in c-mips.texi too.
I have done this, and committed the patch.
Regards,
Andrew
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2015-03-12 16:39 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2015-03-09 9:40 [PATCH] Add i6400 entry to the MIPS CPU table Andrew Bennett
2015-03-09 20:01 ` Richard Sandiford
2015-03-09 20:14 ` Matthew Fortune
2015-03-12 16:39 ` Andrew Bennett
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).