From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-lj1-x232.google.com (mail-lj1-x232.google.com [IPv6:2a00:1450:4864:20::232]) by sourceware.org (Postfix) with ESMTPS id 0458E385417D for ; Thu, 23 Jun 2022 19:37:57 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 0458E385417D Received: by mail-lj1-x232.google.com with SMTP id n15so315906ljg.8 for ; Thu, 23 Jun 2022 12:37:56 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-transfer-encoding; bh=ZK6Eqx4RX8UeTAtEV45lEM/XNys9Dl8pF1klT3nPNw8=; b=03N09Nja2/PtkEbUn+nLxZIggZ+dkyhxHRM1x9ZMb9bW6eEri+wT1r+ICAeqF4gZlw 2tm8ja0ZfXWbo60fovzsz/VOApFWYuLDpRfDi6hHbBUc1hF1fVRtCmoEYbsQLwx7mh3q s9NroGINmVgoLhcuCv/7+K79sh3K2zG3Aff5bkrpFCZizTc8uBwMnJVyy0n3maEqPOFF xbDeBKjqRotd5px4k2cdQujhOCtNHaHHQ7U1pCgKSdkT9QHXGrNtDvD61SJwT1QTDiaP iHtLyJBNFEAytIJQ4DXT3ME9crR0f7KW9xH7Hgzo5Hv/AThXbwoIF7THFAGoxYS8/bNx Am5A== X-Gm-Message-State: AJIora87/BT8eRmJl0sH3R7hP2Isddvplerqd33pcdpKQttt4zhEAQKI 5ufeI6xxB8D+VVP9fj5jNKmoYQf8ub4= X-Google-Smtp-Source: AGRyM1st/Ns7wOsSjj5z/qBaQGrz1R53/y1E+DCnwyvnzeIzUmn90j+wi7qvcf4PYO8sqcjn1XsONg== X-Received: by 2002:a2e:b895:0:b0:255:c257:5b3 with SMTP id r21-20020a2eb895000000b00255c25705b3mr5715293ljp.247.1656013075363; Thu, 23 Jun 2022 12:37:55 -0700 (PDT) Received: from localhost.localdomain (broadband-188-32-220-156.ip.moscow.rt.ru. [188.32.220.156]) by smtp.gmail.com with ESMTPSA id a8-20020ac25208000000b0047f74ee6a1fsm9737lfl.63.2022.06.23.12.37.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Jun 2022 12:37:55 -0700 (PDT) Sender: Dmitry Selyutin From: Dmitry Selyutin To: binutils@sourceware.org Cc: Alan Modra , Luke Kenneth Casson Leighton , Dmitry Selyutin Subject: [PATCH v3 6/6] ppc/svp64: support svremap instruction Date: Thu, 23 Jun 2022 22:37:34 +0300 Message-Id: <20220623193734.1245650-7-ghostmansd@gmail.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220623193734.1245650-1-ghostmansd@gmail.com> References: <20220621115115.1068453-1-ghostmansd@gmail.com> <20220623193734.1245650-1-ghostmansd@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-10.7 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FREEMAIL_FROM, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: binutils@sourceware.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Binutils mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 23 Jun 2022 19:37:59 -0000 https://libre-soc.org/openpower/sv/ https://libre-soc.org/openpower/sv/remap/ https://libre-soc.org/openpower/isa/simplev/ --- gas/testsuite/gas/ppc/ppc.exp | 1 + gas/testsuite/gas/ppc/svremap.d | 16 ++++++++++++++++ gas/testsuite/gas/ppc/svremap.s | 8 ++++++++ opcodes/ppc-opc.c | 20 ++++++++++++++++++++ 4 files changed, 45 insertions(+) create mode 100644 gas/testsuite/gas/ppc/svremap.d create mode 100644 gas/testsuite/gas/ppc/svremap.s diff --git a/gas/testsuite/gas/ppc/ppc.exp b/gas/testsuite/gas/ppc/ppc.exp index 04082439bb..a182cc81d7 100644 --- a/gas/testsuite/gas/ppc/ppc.exp +++ b/gas/testsuite/gas/ppc/ppc.exp @@ -157,3 +157,4 @@ run_dump_test "raw" run_dump_test "setvl" run_dump_test "svstep" run_dump_test "svshape" +run_dump_test "svremap" diff --git a/gas/testsuite/gas/ppc/svremap.d b/gas/testsuite/gas/ppc/svremap.d new file mode 100644 index 0000000000..18646ec37d --- /dev/null +++ b/gas/testsuite/gas/ppc/svremap.d @@ -0,0 +1,16 @@ +#as: -mlibresoc +#objdump: -dr -Mlibresoc + +.*: file format .* + + +Disassembly of section \.text: +0+ <\.text>: +.*: (39 00 00 58|58 00 00 39) svremap 0,0,0,0,0,0,0 +.*: (39 00 e0 5b|5b e0 00 39) svremap 31,0,0,0,0,0,0 +.*: (39 00 18 58|58 18 00 39) svremap 0,3,0,0,0,0,0 +.*: (39 00 06 58|58 06 00 39) svremap 0,0,3,0,0,0,0 +.*: (39 80 01 58|58 01 80 39) svremap 0,0,0,3,0,0,0 +.*: (39 60 00 58|58 00 60 39) svremap 0,0,0,0,3,0,0 +.*: (39 18 00 58|58 00 18 39) svremap 0,0,0,0,0,3,0 +.*: (39 04 18 58|58 18 04 39) svremap 0,3,0,0,0,0,1 diff --git a/gas/testsuite/gas/ppc/svremap.s b/gas/testsuite/gas/ppc/svremap.s new file mode 100644 index 0000000000..860040afc5 --- /dev/null +++ b/gas/testsuite/gas/ppc/svremap.s @@ -0,0 +1,8 @@ +svremap 0,0,0,0,0,0,0 +svremap 31,0,0,0,0,0,0 +svremap 0,3,0,0,0,0,0 +svremap 0,0,3,0,0,0,0 +svremap 0,0,0,3,0,0,0 +svremap 0,0,0,0,3,0,0 +svremap 0,0,0,0,0,3,0 +svremap 0,3,0,0,0,0,1 diff --git a/opcodes/ppc-opc.c b/opcodes/ppc-opc.c index 33797fcab5..4e98c56f35 100644 --- a/opcodes/ppc-opc.c +++ b/opcodes/ppc-opc.c @@ -2850,6 +2850,7 @@ const struct powerpc_operand powerpc_operands[] = /* The RM field in an X form instruction. */ #define RM BOP + 1 #define DD RM +#define mo1 RM { 0x3, 11, NULL, NULL, 0 }, #define BH RM + 1 @@ -3508,6 +3509,7 @@ const struct powerpc_operand powerpc_operands[] = /* The TO field in a D or X form instruction. */ #define TO TBR + 1 #define DUI TO +#define SVme TO #define TO_MASK (0x1f << 21) { 0x1f, 21, NULL, NULL, 0 }, @@ -3621,6 +3623,8 @@ const struct powerpc_operand powerpc_operands[] = #define PSWM WS + 1 /* The BO16 field in a BD8 form instruction. */ #define BO16 PSWM + /* The pst field in a SVRM form instruction. */ +#define pst PSWM { 0x1, 10, 0, 0, 0 }, /* IDX bits for quantization in the pair singles instructions. */ @@ -3658,6 +3662,7 @@ const struct powerpc_operand powerpc_operands[] = { 0x1, 17, NULL, NULL, PPC_OPERAND_OPTIONAL }, #define SP PRS + 1 +#define mi0 SP { 0x3, 19, NULL, NULL, 0 }, #define S SP + 1 @@ -3825,6 +3830,7 @@ const struct powerpc_operand powerpc_operands[] = { 0x7, PPC_OPSHIFT_INV, insert_Ddd, extract_Ddd, 0 }, #define HH DDD + 1 +#define mo0 HH { 0x3, 13, NULL, NULL, 0 }, #define SVi HH + 1 @@ -3853,6 +3859,12 @@ const struct powerpc_operand powerpc_operands[] = #define SVRMf SVzd + 1 { 0xf, 7, NULL, NULL, 0 }, + +#define mi1 SVRMf + 1 + { 0x3, 17, NULL, NULL, 0 }, + +#define mi2 mi1 + 1 + { 0x3, 15, NULL, NULL, 0 }, }; const unsigned int num_powerpc_operands = (sizeof (powerpc_operands) @@ -4735,6 +4747,12 @@ const unsigned int num_powerpc_operands = (sizeof (powerpc_operands) | (((uint64_t)(xop)) & 0x3f)) #define SVM_MASK SVM (0x3f, 0x3f) +/* An SVRM form instruction. */ +#define SVRM(op, xop) \ + (OP (op) \ + | (((uint64_t)(xop)) & 0x3f)) +#define SVRM_MASK SVRM (0x3f, 0x3f) + /* The BO encodings used in extended conditional branch mnemonics. */ #define BODNZF (0x0) #define BODNZFP (0x1) @@ -6811,6 +6829,8 @@ const struct powerpc_opcode powerpc_opcodes[] = { {"setvl", SVL(22,27,0), SVL_MASK, SVP64, PPCVLE, {RT, RA, SVi, vf, vs, ms}}, {"setvl.", SVL(22,27,1), SVL_MASK, SVP64, PPCVLE, {RT, RA, SVi, vf, vs, ms}}, +{"svremap", SVRM(22,57), SVRM_MASK, SVP64, PPCVLE, {SVme, mi0, mi1, mi2, mo0, mo1, pst}}, + {"rotlw", MME(23,31,0), MMBME_MASK, PPCCOM, PPCVLE|EXT, {RA, RS, RB}}, {"rlwnm", M(23,0), M_MASK, PPCCOM, PPCVLE, {RA, RS, RB, MBE, ME}}, {"rlnm", M(23,0), M_MASK, PWRCOM, PPCVLE, {RA, RS, RB, MBE, ME}}, -- 2.36.1