From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-lf1-x12d.google.com (mail-lf1-x12d.google.com [IPv6:2a00:1450:4864:20::12d]) by sourceware.org (Postfix) with ESMTPS id BF1E7385800E for ; Sun, 26 Jun 2022 19:00:31 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org BF1E7385800E Received: by mail-lf1-x12d.google.com with SMTP id z21so13049604lfb.12 for ; Sun, 26 Jun 2022 12:00:31 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-transfer-encoding; bh=yjs+PRxa6FrmW4l+13K8xvXdaMVG9NAnKBc1z+/H5a4=; b=7k6L44l0pvu4TS+fwzrarK7A0wD4TKUVXwiE5AcQL89BQlIdC21UUlSg32SMaOeigN pYe81w5AssL1mgOcwrW6NuZgZJgSU4eCR9mKOLEONYqVSVtufBXV2YnhoOxr+yrIT/J9 2sMQtgVgbJjWlRIvMJTRBgvuc8s91oJHfHoQNX/x3p5GB9P0ba/rFP5dOz9x1PpWo6SG c+f2aVYVUKrXxBqzcXEnayz3nHgV6O7OWqRWaaYvU3Vnf8lsyISbiVQ6OYNPPpT94Axk PaWkHLIKGoBh2MvUPRiHNdiSmr8FJtMuuuDMPMmvVj+WiwZC7iRSlUsdJiJltGuVsEhz i3OQ== X-Gm-Message-State: AJIora/4RBGHc2pZZ59xoFrn7gwnr/h9t1MHodLeyPVjZn4qxJfP68SO Yn+p60BdDQ4Q9hNUpY2GXUIV0XLP6F4= X-Google-Smtp-Source: AGRyM1ulJ420DNqENaaj6k21pPhjkcMdDM/rGzwG4BqdsAkAHaVmHWN5dOZbv0qApjliul8RJfNtoQ== X-Received: by 2002:ac2:4901:0:b0:47f:ad49:a35 with SMTP id n1-20020ac24901000000b0047fad490a35mr5939486lfi.171.1656270030135; Sun, 26 Jun 2022 12:00:30 -0700 (PDT) Received: from localhost.localdomain (broadband-188-32-220-156.ip.moscow.rt.ru. [188.32.220.156]) by smtp.gmail.com with ESMTPSA id g1-20020a0565123b8100b0047255d21179sm1453952lfv.168.2022.06.26.12.00.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 26 Jun 2022 12:00:29 -0700 (PDT) Sender: Dmitry Selyutin From: Dmitry Selyutin To: binutils@sourceware.org Cc: Alan Modra , Luke Leighton , Jan Beulich , Nick Alcock , Richard Earnshaw , Andreas Schwab , Dmitry Selyutin Subject: [PATCH v5 3/7] ppc/svp64: support setvl instructions Date: Sun, 26 Jun 2022 22:00:01 +0300 Message-Id: <20220626190005.7727-4-ghostmansd@gmail.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220626190005.7727-1-ghostmansd@gmail.com> References: <20220623200838.1247734-1-ghostmansd@gmail.com> <20220626190005.7727-1-ghostmansd@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-10.8 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FREEMAIL_FROM, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: binutils@sourceware.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Binutils mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sun, 26 Jun 2022 19:00:33 -0000 https://libre-soc.org/openpower/sv/ https://libre-soc.org/openpower/sv/setvl/ https://libre-soc.org/openpower/isa/simplev/ --- gas/testsuite/gas/ppc/ppc.exp | 2 ++ gas/testsuite/gas/ppc/setvl.d | 15 +++++++++++++++ gas/testsuite/gas/ppc/setvl.s | 7 +++++++ opcodes/ppc-opc.c | 23 +++++++++++++++++++++++ 4 files changed, 47 insertions(+) create mode 100644 gas/testsuite/gas/ppc/setvl.d create mode 100644 gas/testsuite/gas/ppc/setvl.s diff --git a/gas/testsuite/gas/ppc/ppc.exp b/gas/testsuite/gas/ppc/ppc.exp index a2e23a2c6a..cd4dd658ce 100644 --- a/gas/testsuite/gas/ppc/ppc.exp +++ b/gas/testsuite/gas/ppc/ppc.exp @@ -153,3 +153,5 @@ run_dump_test "rop-checks" run_dump_test "dcbt" run_dump_test "pr27676" run_dump_test "raw" + +run_dump_test "setvl" diff --git a/gas/testsuite/gas/ppc/setvl.d b/gas/testsuite/gas/ppc/setvl.d new file mode 100644 index 0000000000..a241c64fd1 --- /dev/null +++ b/gas/testsuite/gas/ppc/setvl.d @@ -0,0 +1,15 @@ +#as: -mlibresoc +#objdump: -dr -Mlibresoc + +.*: file format .* + + +Disassembly of section \.text: +0+ <\.text>: +.*: (37 00 00 58|58 00 00 37) setvl. r0,r0,1,0,0,0 +.*: (36 00 00 58|58 00 00 36) setvl r0,r0,1,0,0,0 +.*: (36 00 e0 5b|5b e0 00 36) setvl r31,r0,1,0,0,0 +.*: (36 00 1f 58|58 1f 00 36) setvl r0,r31,1,0,0,0 +.*: (36 7e 00 58|58 00 7e 36) setvl r0,r0,64,0,0,0 +.*: (76 00 00 58|58 00 00 76) setvl r0,r0,1,1,0,0 +.*: (b6 00 00 58|58 00 00 b6) setvl r0,r0,1,0,1,0 diff --git a/gas/testsuite/gas/ppc/setvl.s b/gas/testsuite/gas/ppc/setvl.s new file mode 100644 index 0000000000..b7f1825b54 --- /dev/null +++ b/gas/testsuite/gas/ppc/setvl.s @@ -0,0 +1,7 @@ +setvl. 0,0,1,0,0,0 +setvl 0,0,1,0,0,0 +setvl 31,0,1,0,0,0 +setvl 0,31,1,0,0,0 +setvl 0,0,64,0,0,0 +setvl 0,0,1,1,0,0 +setvl 0,0,1,0,1,0 diff --git a/opcodes/ppc-opc.c b/opcodes/ppc-opc.c index fe2fcaeb1d..90f813a280 100644 --- a/opcodes/ppc-opc.c +++ b/opcodes/ppc-opc.c @@ -2719,6 +2719,7 @@ extract_thds (uint64_t insn, return value; } + /* The operands table. @@ -3825,6 +3826,18 @@ const struct powerpc_operand powerpc_operands[] = #define HH DDD + 1 { 0x3, 13, NULL, NULL, 0 }, + +#define SVi HH + 1 + { 0x3f, 9, NULL, NULL, PPC_OPERAND_NONZERO }, + +#define vf SVi + 1 + { 0x1, 6, NULL, NULL, 0 }, + +#define vs vf + 1 + { 0x1, 7, NULL, NULL, 0 }, + +#define ms vs + 1 + { 0x1, 8, NULL, NULL, 0 }, }; const unsigned int num_powerpc_operands = (sizeof (powerpc_operands) @@ -4694,6 +4707,13 @@ const unsigned int num_powerpc_operands = (sizeof (powerpc_operands) #define APU_RT_MASK (APU_MASK | RT_MASK) #define APU_RA_MASK (APU_MASK | RA_MASK) +/* An SVL form instruction. */ +#define SVL(op, xop, rc) \ + (OP (op) \ + | ((((uint64_t)(xop)) & 0x1f) << 1) \ + | (((uint64_t)(rc)) & 1)) +#define SVL_MASK SVL (0x3f, 0x1f, 1) + /* The BO encodings used in extended conditional branch mnemonics. */ #define BODNZF (0x0) #define BODNZFP (0x1) @@ -6763,6 +6783,9 @@ const struct powerpc_opcode powerpc_opcodes[] = { {"rlmi", M(22,0), M_MASK, M601, PPCVLE, {RA, RS, RB, MBE, ME}}, {"rlmi.", M(22,1), M_MASK, M601, PPCVLE, {RA, RS, RB, MBE, ME}}, +{"setvl", SVL(22,27,0), SVL_MASK, SVP64, PPCVLE, {RT, RA, SVi, vf, vs, ms}}, +{"setvl.", SVL(22,27,1), SVL_MASK, SVP64, PPCVLE, {RT, RA, SVi, vf, vs, ms}}, + {"rotlw", MME(23,31,0), MMBME_MASK, PPCCOM, PPCVLE|EXT, {RA, RS, RB}}, {"rlwnm", M(23,0), M_MASK, PPCCOM, PPCVLE, {RA, RS, RB, MBE, ME}}, {"rlnm", M(23,0), M_MASK, PWRCOM, PPCVLE, {RA, RS, RB, MBE, ME}}, -- 2.36.1