From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mx0a-00069f02.pphosted.com (mx0a-00069f02.pphosted.com [205.220.165.32]) by sourceware.org (Postfix) with ESMTPS id 2574C385828E for ; Mon, 1 Jul 2024 19:39:31 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 2574C385828E Authentication-Results: sourceware.org; dmarc=pass (p=reject dis=none) header.from=oracle.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=oracle.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 2574C385828E Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=205.220.165.32 ARC-Seal: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1719862776; cv=pass; b=dTDX3V+v9z6Gh7YibEdwM4nLQxl+YJwY3qQWwxPVXsuIjR/TCTgEIgp2jrhknTN94G6NL1IoqdYMK+skTs2hj2Uw+zlaf8ZJ1pdXYySUE2UltorcjpCwpWOrL1bXi8gJ4QwjSIwl7PUGxNaW0Dp/rENlNuXeMbJJy2+2+a0br7M= ARC-Message-Signature: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1719862776; c=relaxed/simple; bh=pBja3gwBidzRvkA/IfsqH1EXHnv6NXJFt4cJlf4TCfE=; h=DKIM-Signature:DKIM-Signature:Message-ID:Date:Subject:To:From: MIME-Version; b=a6DccE4EsIDAS5OFeWW/nHXqJ+lFNONin3ztaKYkV2+IXuHH5wR1OvE2q3qVGZH1mpYL//er8ldD05baHVU8V42PA/0Z1VX1jnJKsnYL38Gq4RQQ09hnJy4I2S3KrM1EFpcHiVj8VH/wF8+5pS8QhXmkHE9doCPNbezGUoD8ZDw= ARC-Authentication-Results: i=2; server2.sourceware.org Received: from pps.filterd (m0246627.ppops.net [127.0.0.1]) by mx0b-00069f02.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 461Fp3gd002073; Mon, 1 Jul 2024 19:39:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oracle.com; h= content-type:message-id:date:subject:to:cc:references:from :in-reply-to:mime-version; s=corp-2023-11-20; bh=JBdDcCnLk2pw+ec j11uuCr14nxb5BdgeXbpRNOpZxR8=; b=jSfzZY8EJ0su28yrEeeKLaH6tKPdT3a KRXaNR7R3O7IwRNfodzcsH34x7th6WVfIXEhC1kBiH4QxtgteoSHLot0Venuw4Ot GjCJgNq5JCy6qggQtSDjFzee9ADtWfjsL396Qn5wOUkf2s6sHIR8Q6kAcw2zdI5C XO6gpvukfPHy0tlpe70VTJGkWAtlLPMCXsinVX0PC9qo6g3iLax1ARmHtt3PsdNz H3jLabyue7h5t4kpmyZcpD1ZCqXmGsH3CE6o/etkeWTYNJqqAaqSDMr1HUwAHL3W F0m/kyPjL+JllEnIwa/JaCgF4VCHZV3t2W8b1vrS3lHRm5GALZZfGHg== Received: from iadpaimrmta02.imrmtpd1.prodappiadaev1.oraclevcn.com (iadpaimrmta02.appoci.oracle.com [147.154.18.20]) by mx0b-00069f02.pphosted.com (PPS) with ESMTPS id 4028v0mfnx-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 01 Jul 2024 19:39:24 +0000 (GMT) Received: from pps.filterd (iadpaimrmta02.imrmtpd1.prodappiadaev1.oraclevcn.com [127.0.0.1]) by iadpaimrmta02.imrmtpd1.prodappiadaev1.oraclevcn.com (8.17.1.19/8.17.1.19) with ESMTP id 461J9aNr018339; Mon, 1 Jul 2024 19:39:23 GMT Received: from nam11-dm6-obe.outbound.protection.outlook.com (mail-dm6nam11lp2169.outbound.protection.outlook.com [104.47.57.169]) by iadpaimrmta02.imrmtpd1.prodappiadaev1.oraclevcn.com (PPS) with ESMTPS id 4028qd8dqu-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 01 Jul 2024 19:39:23 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Z+3NBxfuCjtri3qGbmhX/JOMkNhPalpoVW0A4LGks6RsTc6aaYv2B8oOrcLfp3qOehUIm776eY6YYio+a9DB9Mz+LkCRdEnKQ9hqOSjCFNmZY4dktUCgdmOCehOohh4qZxUkoG+Nx2cjXaKjAX2iZL2WmUwxChUpPr9F4X6xCQKDagshmwrawBipZ8b3IYaCTuW0ksZ0dIzhQT8M++WHD5OfXAavdYaUQVwiJd37etlsamrKM8YnxLfkA5L29I3YILiVCRiY7hUnGl4lCP3xJgfZYj8+0dTS+sekggyoTuqMXCr2bfzygP98BibP2nvVQQJIFF1IicgqTqcCTSz8Ag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=JBdDcCnLk2pw+ecj11uuCr14nxb5BdgeXbpRNOpZxR8=; b=LRF+zKBd6W4giQfTAC3eLNia7ZoEIK8HihWEACxA5/zz6AUHqJteHxlHONcR6DCyuTL7wXL2dT3XbnRCfgJDqlHnJfTa26YQB8PSu66JmlS2lFEJHWIg/nY9+v2SU7SH/RidEFczoClX/4giHNHyMhIN6S+/A1GZ8XoaE15zU4S3fi3JXuQXGbzcY/OOalHBsWB2U9qjmxFXddozcy6XUuqaRcpvWzt8qu43q/Rt0Gpi1vlLlTptsLVEyjEKozPxu+ZoMMasz4szxtT7lsUJj5SF+iB9O8ikAecIb1/j8NNQD4nyzDY1bUZPWDPe0n2+qcMVk83ABzChv4drURGepg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oracle.com; dmarc=pass action=none header.from=oracle.com; dkim=pass header.d=oracle.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oracle.onmicrosoft.com; s=selector2-oracle-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JBdDcCnLk2pw+ecj11uuCr14nxb5BdgeXbpRNOpZxR8=; b=GR2/XcS02eF/5GW+/voEt+7IJHewQHrcUNGLY98Aw8hSu8SqGJhLFyfhjvDrCcvVuElsrO32bycr65BDhXT+xC8TRLecjq41m6TxbD1Z25leJmHTFsHNOJK3ogLVLhTn15iUUdYGts4vrf5M6nkeka49gI9oduJdfI74iO14mpw= Received: from SA2PR10MB4636.namprd10.prod.outlook.com (2603:10b6:806:11e::10) by CYXPR10MB7900.namprd10.prod.outlook.com (2603:10b6:930:d7::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7719.32; Mon, 1 Jul 2024 19:39:19 +0000 Received: from SA2PR10MB4636.namprd10.prod.outlook.com ([fe80::1b3d:bd64:9100:c3fb]) by SA2PR10MB4636.namprd10.prod.outlook.com ([fe80::1b3d:bd64:9100:c3fb%4]) with mapi id 15.20.7719.029; Mon, 1 Jul 2024 19:39:19 +0000 Content-Type: multipart/alternative; boundary="------------zRlM1uAtznURWglzgVcfD00n" Message-ID: <6c887255-4fc0-a6c1-6dda-e21ea2d734a8@oracle.com> Date: Mon, 1 Jul 2024 12:39:15 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.4.0 Subject: Re: [PATCH] [RFC]RISC-V:[gprofng] Mimal support gprofng for riscv Content-Language: en-US To: XYenChi , binutils@sourceware.org Cc: ruud.vanderpas@oracle.com, jiawei@iscas.ac.cn, shihua@iscas.ac.cn, shiyulong@iscas.ac.cn References: <20240630093702.7955-1-oriachiuan@gmail.com> From: Vladimir Mezentsev In-Reply-To: <20240630093702.7955-1-oriachiuan@gmail.com> X-ClientProxiedBy: SJ0PR13CA0046.namprd13.prod.outlook.com (2603:10b6:a03:2c2::21) To SA2PR10MB4636.namprd10.prod.outlook.com (2603:10b6:806:11e::10) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SA2PR10MB4636:EE_|CYXPR10MB7900:EE_ X-MS-Office365-Filtering-Correlation-Id: cd9c026f-cab5-4bce-88ee-08dc9a058032 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?dlhBYnZQb2drQmxrSjIzNCtaZjI2cW9rOUFIWDA1dGhYemNvODlPdlJILzUy?= =?utf-8?B?Yk9CYTRmblZ6QUErQk9kTjZVOTZ5OWlMZkhhSThub3JHN3pYVCtWMnB2OHRS?= =?utf-8?B?ZlU4ajd2dnFrdXUxQklFWVJYVmtjek9hUTdaMEszdHNuY1pPQ0RvMXJMekVu?= =?utf-8?B?dnptTis4aUJ5TlZtOW1Hek5wWFdJOGlJWUduL2RaZWtqWnN5SmFneldMdU5S?= =?utf-8?B?eWJTVkRWSlFXcm52d1UyNWNGYlYxYlFoV0xkbDdmSVRVUVhMcHJmUVAycXJB?= =?utf-8?B?T2MrYUlsaVR0ZFF4bHloTHoxWlE1YW1UQ2M3MXpWbWJZS2dNK21ha2N6d0pY?= =?utf-8?B?RUNCYXBGQy9Jc0RuRkVIQkpkRHZKSlp4aGE5MU5tV0ZCdHJadmw3SDRRUC9n?= =?utf-8?B?UklCN2ZBb3dIajVnZVJkeG9iMVg3OWpkYnpYUW90REdGSjB2VE13ZFdieUNI?= =?utf-8?B?V1EvV1ZDMDNWRnU3bzl3QW5FU3laOEQvaVdnaHBLSk5kTG1NaDltOE5nYmt0?= =?utf-8?B?VDJTWmp3ZVg1UG1yTUtQT0pjS3o4ME1wci9INGFvcjYyVFQ2cDV6TXhndTNE?= =?utf-8?B?SjY4MmVFMW1aaGRyMnRpb2pHNk9uYlA3WGJFRCtGWnpnc1NPS1oxSFlrUlBO?= =?utf-8?B?eFcwMWpreHVhR1hYSitBa25JTTVOeWVQZnRlK0JRSWhaWjNJUHFsSS9EWWtS?= =?utf-8?B?VDBnOUtndEI4NmczaEUyR09BazY2cHNrR3BZdDNJQzVQMmxpZEdMekNCaENT?= =?utf-8?B?OTZNcWR1MUtFdFplNlBKRk1Na3RzZEpRWTM4T0EvQkQ5eGdBb0pMUGIvbHdW?= =?utf-8?B?SXZIc2ExU2FhcStyUjRqV29DcWI2UnZyNVVpTERFN1B4RldVM05lWkJNZnMv?= =?utf-8?B?Zlc0RUdoenQ4YXdTWDYvK0M1ZzRwRjZpTnpBeEdYSkpieXQ4NEo4WHdYTDhX?= =?utf-8?B?ZWJaSGdIVm1uTXM2QXZvZnpaaWlaQmlHc2poRHpQaUhoT3FTK2Q0dE15akRn?= =?utf-8?B?RTY4SnhoY0lIdkhCamJveFBuR0IyTytVZnVSSHdoeXprK1o5RFF0Znd5N0NF?= =?utf-8?B?blo3VklFd0djWHFQR3BwbzYrNlVMTXdIekxBc2dSNE1mWE81S2pLb0g2U3dh?= =?utf-8?B?OEkwUEsyQTdEcTJrTlVGNGhRS1lJbVMzbVRhUmRrcW1JaE45UmFyamFpMnBq?= =?utf-8?B?ZjRTbDZRazlnc2FIZGhzYkthYjFHODNDbFVkWVlzMWRueFhYaVZtdnFlYzFW?= =?utf-8?B?UnFWUlRvc0R3b0xLNFgxUTM3MnVhaDZWTXNmc3JTM0pXdWgyVzJXZnduVVhG?= =?utf-8?B?bGxzMitXZ3R6dXgveG9rZ1I3UFdiOU9hTEN2TTFsaUtMMTdXaTFXT0l6cmVB?= =?utf-8?B?UndYeG1QcWxkbUFGRHc3V3E2VTVVQVIrb3d2MmZLRFlHZTlod05oU09rMTQy?= =?utf-8?B?Q3p0aGJ3ZkJjNy9rWDNwVVVwVEh4cEdsVmhQd25wK1pMdDJRd0pKQklwU1Vm?= =?utf-8?B?RmFRTmNMQ0hKSFJ6NGs1dXFUL254MUw1aHN6bmRFWEcxS2VYeVVjaXFQRldY?= =?utf-8?B?VUJzcWgrcDg4cVI2Mnd3eDgxNlJ6Mzh3clF0aTlOOTB2ZFcySnJCdHhDSk1V?= =?utf-8?B?SXdVSjREQjgyZnlHYXN1THhta3dPSjd0cDdkeklYYzZIQ0xOcmF3WWtOTjJL?= =?utf-8?B?Q05oM1RuOVdyV0NUWmo5Q0x4Q2FkTmF2eS9LeS9GcHMwUjQwbXdkZ3lZcUF3?= =?utf-8?Q?H1YteWlMydPSVU7Gts=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SA2PR10MB4636.namprd10.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?cEc2L0p1c3M5cFY3eFZGd0Y3ZHdkOWJXQVUxdVM3NFlUR25MaGdldWxqWktY?= =?utf-8?B?Lzc5UCtaNXZ4V1FielJLWE9YZ2RQTnltNW42bG1Za2RjbXZQNldXWTQzdnFi?= =?utf-8?B?UDQ5UnZRRDAzUzZvYnppbmM5Y0xBSHVEVFU3cFZ3TUZpeVlScWxIMGpjbmNF?= =?utf-8?B?NHZKUEUxaFlUNGthOEVLOGJGcnR1N1pHNG11Z2VDUm1leEMrak1lRUYwaTZ5?= =?utf-8?B?bFpSMVJoTkNSTlB6b25STUgvRGxFdGl4WWpqRWN5cVZNcDFiWVBoTVhEb0s0?= =?utf-8?B?cmppT0t5NC93aDFQdzFra0NMamdPTGJoQWVVb2Fzcks3OGlXTWNYNXV4L2dQ?= =?utf-8?B?Zi9DYmNMRUhKS2I1dEMrWTRQY1pIYmRabzlKVU1yQVZMazNLZlhrbDM1RkRF?= =?utf-8?B?cG5EMVMxYzY3MWY5UG5GMjVQcHpaakhHMjM0cW1CUG51d0UrUDlsZmZ2Nmhw?= =?utf-8?B?emREb3VIQlZwN3NRUHloMEJxOENNeUtEdllaUzR5STdhcE92bzQ5WUpKSGcv?= =?utf-8?B?Qzc1RS8rVzdZVVlMM21FY0lKdkYvRUtiOXZORCt6N0E4YktsN3dMcUsvVnpL?= =?utf-8?B?RUtJRHBpQVRaSEs1dUVTR2tRY1BQMEJiMGhJcWlUdytjYjNIR2NmMUxtd1NR?= =?utf-8?B?T0ZJTDlUTWRtc2pQcWlQc01iOTNvc1ZCdUJsNldmRHRDYjMxZ1lZMUN4ZU1Q?= =?utf-8?B?dDhBUUxsZGFuZnVuN2xMYTZHZDcxMWo4S1JXL0xnSGM0Rjkwbi9QbGpzcnpt?= =?utf-8?B?c2xoNkpGQ2lvVGNjbWZYMlZrWVJJVkYwMDFjdTJSMlVSdldweFdDTWJ2WGpC?= =?utf-8?B?Qmo0aVUzM1hqUVFXT3hiSUZaKzhHK0tsZ1BuRVR6OCtPNzZKaGRnNGV6bXlq?= =?utf-8?B?a2lnQTh4c2M2emt6dVVBdTFrNnR2UkFraU1LSlAyMU5oSEhBeGdNWUpFcGUx?= =?utf-8?B?azFJcjdOcEMzYUdESk14TGoyU2hQUTdnaTI3bmhoaG85YVlsSUc4SUdsd0l3?= =?utf-8?B?NEduamo1RmI4Q28zWmRrbWtxYWI4V1JKNExhUUFHM00xckJOc2Y2emhDZXM3?= =?utf-8?B?Zk9yUDZNSld1blJvQ2VKeXhmTlpNTWgrVmpSQlZDcjgzN2J5TUtwZlVBRTZR?= =?utf-8?B?MVhEOE81WlllYjN0MnBUSFZYNnpTNjI1Wnc1WEhxZ0ZHdmc2UW4rK3gzVjhj?= =?utf-8?B?djNRQThKL014R1RnRFZvQjBaK2RNYTJuNnAwTzFXSFBVaVF2aE8wNnpUcXVC?= =?utf-8?B?aTNmaUlsZ0JySERPTVUzQ1lNakpjTnZaUkV3VjhPNERXWjJwUjh3V0FPU2JH?= =?utf-8?B?ZVdWUGRiOXY1Z3dOcDhQME1nb01ORDdLeCszT1I2UmhEcWlzZm0zUG5NRXcx?= =?utf-8?B?ajU4Rnc3MDdVMHNZTDcxci8zdEdhZzluTHVvRk5PM1FEVllPaG13eFBqbnNK?= =?utf-8?B?UjBhOVZCTFNwWHF5QW1JODNWWldrS0M4bjcyZ092VmFSSDdtZVF5aTlsRmxC?= =?utf-8?B?SmJuK1I1RTBuL1k5S3lWUjNGaFJQbHJ6S3kvSFJTaFlxWHdQbmswYjZEZmoz?= =?utf-8?B?WEFWUVF3bEdmSmlObmZxTFJLZHVBY3FoREFYRm1NbHRBQ3pyVUp5V0pkd2RX?= =?utf-8?B?OHNYNDgvT0JDWCttbGJPWW9QR2thR29zU0JIM1hkRHRqQWVGeCtFZWYzU0sx?= =?utf-8?B?MUhnSG52TG1KUUVwenNKa0tOOVNtczlzcHl5VmZMYUVuRVlZM05qb0lCbzRL?= =?utf-8?B?YlNFdC9iU0w0amcvM1NTYlpCYTg4NFd4dGFSNkZQazRsc2NpTDVFMjNReEFX?= =?utf-8?B?WmYzaVoyelp1NEZRZW01amlUQ0hGOXJEUTd0TXB5L2ZTMVV5aWF1L2tlTHU5?= =?utf-8?B?NkRUUUNGMXJENURyVEE4VWU0QTJRUklxaEMxM3JCdkpxbXh0b1ZvSlhtUHpp?= =?utf-8?B?Wm9VS081WGQ2RzU2Z2duOXMrYit4ZHJPTWNMWFZ2SzNJWVEyVW1qUGNxbDNo?= =?utf-8?B?b0VWUHIyT3lGTnh1cTFJQ1NCRUQxemgzNW5sNktDcEhNSzU0ZVR4SDg0Wktx?= =?utf-8?B?NGJhL0Nndnh1aHZKNXQrM2dWaWkzTU5rUmZjaTFNamIwOFRoaXlub0VsbHZE?= =?utf-8?B?ZXpVUGM3ckxMVm1rcGM2dDRGUHNZNXBTNXZTcy9PdWtLOXFMaDFyZmxscDJM?= =?utf-8?Q?YRsI49jdBvn0nrXc5U3A0ojGVeWrnUlrJyS55BiYGu0Z?= X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: X0j4GrxTulCTLc1VpGutV9106/Wou8Or7nOcLG9kXqVQzWS10kzuKzTztPkd7ZVB3madq5YTykFZLv9rHVi4oR2HwsApc7Rur7vQKjilJ1N5ig/iBFR1QhUvrViVFLxZQlav/GKoAmdyZkD38pparGa3FJPCOknK8RhLo4jhjO9BCRiFtaB9Wtr6gIj+oy0lG9mGb+ofD+9Q8dNXoPaX86mG2cnnv9aTKd4tLyMGEzKmn8QW8Nhf5RvwJr1oILTdA6w/cwEoVjGFZpLB+SyUI9zGTd2gwYmXlcYmmTSgAcIpuQWuMiNeq2SS91o4+irKOwQ4YF8ReDGlCVjAVf5ndKIXYJzg2QjsuBWJkG3dGYpoBQBqo6SWojOoJcNAzj1jh4Of9gtkRtJ9IfGUbeno6TelEytKh8/9c9QKdBcNiDF5ysUOK0Wv251APhLMHZcsCZjQEVDrLAZECVNuHtgidKY7wYlLZV1emDt5wZQSR5GOJB21QV1q2DYyS2a0eMa/Ib6/iduacCXrf0nsdUaSJ5N6IG0EEgYuPi8DJrc3lrdUnMTr0BQAQy3cc2F2dIPxJTw01HXZPHld+ArxhKNh4ZhkPS7lBcaYkIQuAg4Mf18= X-OriginatorOrg: oracle.com X-MS-Exchange-CrossTenant-Network-Message-Id: cd9c026f-cab5-4bce-88ee-08dc9a058032 X-MS-Exchange-CrossTenant-AuthSource: SA2PR10MB4636.namprd10.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Jul 2024 19:39:19.8289 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 4e2c6054-71cb-48f1-bd6c-3a9705aca71b X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: NSdtBweLlJNsv+f9VTq/xlPVQTgsbsB8AeXiTXT9HuWlDaA6kU5SO4F3JTxv9TmxkgYpW8gf/8OtXqLy6B/Nrw24yBqZfh35Heo6TFSXcak= X-MS-Exchange-Transport-CrossTenantHeadersStamped: CYXPR10MB7900 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-07-01_19,2024-07-01_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 suspectscore=0 malwarescore=0 adultscore=0 bulkscore=0 mlxlogscore=999 phishscore=0 spamscore=0 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2406180000 definitions=main-2407010147 X-Proofpoint-ORIG-GUID: 2-xgheZq3NUT0WDuGwe7sX7njWsqq9_x X-Proofpoint-GUID: 2-xgheZq3NUT0WDuGwe7sX7njWsqq9_x X-Spam-Status: No, score=-13.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,HTML_MESSAGE,NICE_REPLY_A,RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: --------------zRlM1uAtznURWglzgVcfD00n Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit Thank you for your work on gprofng. See my comments below. On 6/30/24 02:37, XYenChi wrote: > Minimal support RISC-V. Test with qemu. > > Result show: > [xyenchi@qemu-riscv build]$ ./gprofng/src/gp-display-text -fu1.er/p -head test.2.er/ > Functions sorted by metric: Exclusive Total CPU Time > > Excl. Total Incl. Total Name > CPU CPU > sec. % sec. % > 0. 0. 0. 0. > > ID Sel PID Experiment > == === ====== ========== > 1 yes 145674 test.1.er/ > Experiment: test.1.er/ > No errors > No warnings > No archive command run > > Target command (64-bit): 'echo 1' > Process pid 145674, ppid 399, pgrp 145674, sid 392 > Current working directory: /home/xyenchi/binutils-gdb/build > Collector version: `2.41.50'; experiment version 12.4 (64-bit) It looks like you are using an old version of the binutils-gdb source. The current version is 2.42.50. > Host `qemu-riscv', OS `Linux 6.7.0-rc8', page size 4096, architecture `riscv64' > 0 CPUs, clock speed 0 MHz. > Memory: 4096267 pages @ 4096 = 16001 MB. > Data collection parameters: > Clock-profiling, interval = 10007 microsecs. > Periodic sampling, 1 secs. > Follow descendant processes from: fork|exec|combo > > Experiment started Thu Jun 27 16:23:20 2024 > > Experiment Ended: 0.040909200 > Data Collection Duration: 0.040909200 > > If build with `allow_undefined_flag=true`, result will be: > > [xyenchi@qemu-riscv build]$ ./gprofng/src/gp-display-text -fu1.er/p -head test.2.er/ > Functions sorted by metric: Exclusive Total CPU Time > > Excl. Total Incl. Total Name > CPU CPU > sec. % sec. % > 0. 0. 0. 0. > > ID Sel PID Experiment > == === ====== ========== > 1 yes 145674 test.1.er/ > Experiment: test.1.er/ > No errors > No warnings > No archive command run > > Target command (64-bit): 'echo 1' > Process pid 145674, ppid 399, pgrp 145674, sid 392 > Current working directory: /home/xyenchi/binutils-gdb/build > Collector version: `2.41.50'; experiment version 12.4 (64-bit) > Host `qemu-riscv', OS `Linux 6.7.0-rc8', page size 4096, architecture `riscv64' > 0 CPUs, clock speed 0 MHz. > Memory: 4096267 pages @ 4096 = 16001 MB. > Data collection parameters: > Clock-profiling, interval = 10007 microsecs. > Periodic sampling, 1 secs. > Follow descendant processes from: fork|exec|combo > > Experiment started Thu Jun 27 16:23:20 2024 > > Experiment Ended: 0.040909200 > Data Collection Duration: 0.040909200 > > ChangeLog: > Minimal support gprofng for RISC-V. > > 2024-06-28 Yixuan Chen > > * configure: Add RISC-V configure. > * configure.ac: Add RISC-V configure. > > Unknown ChangeLog: > > 2024-06-28 Yixuan Chen > > * gprofng/common/core_pcbe.c (core_pcbe_init): Add RISC-V vendor. > (defined): Add RISC-V condition. > * gprofng/common/cpuid.c (defined): Add head file to use hwprobe. > (my_cpuid): Add riscv hwprobe. > * gprofng/common/gp-defs.h (TOK_A_RISCV): Add RISC-V. > (defined): Add RISC-V. > (ARCH_RISCV): Add RISC-V. > * gprofng/common/hwc_cpus.h: Add RISC-V vendor id. > * gprofng/common/hwcfuncs.h (HW_INTERVAL_TYPE): fix typo. > * gprofng/configure: Add RISC-V. > * gprofng/configure.ac: Add RISC-V. > * gprofng/libcollector/hwprofile.h (ARCH): Add riscv register calling. > (CONTEXT_PC): Add riscv register calling. > (CONTEXT_FP): Add riscv register calling. > (CONTEXT_SP): Add riscv register calling. > (SETFUNCTIONCONTEXT): Add riscv uc_mcontext calling. > * gprofng/libcollector/libcol_util.c (__collector_util_init): fix libc calling > * gprofng/libcollector/libcol_util.h (__collector_cas_32): Add RISC-V. > (ARCH): > * gprofng/libcollector/unwind.c (ARCH): Add RISC-V. > (GET_PC): Add riscv register calling. > (GET_SP): Add riscv register calling. > (GET_FP): Add riscv register calling. > (FILL_CONTEXT): Add riscv uc_mcontext calling. > * gprofng/src/DbeSession.cc (ARCH): > * gprofng/src/Disasm.cc (Disasm::disasm_open): Add RISC-V. > * gprofng/src/Experiment.cc (Experiment::ExperimentHandler::startElement): Add RISC-V. > * gprofng/src/checks.cc (ARCH): Add RISC-V. > * gprofng/src/collctrl.cc (_SC_CPUID_MAX): Add if not define _SC_CPUID_MAX condition. Set CPU frequency as 1000 to test but now not show at the test result, will fix with better way to get cpu frequency. > (Coll_Ctrl::Coll_Ctrl): > (defined): > * gprofng/src/dbe_types.h (enum Platform_t):Add RISC-V. > * gprofng/testsuite/gprofng.display/mttest/gethrtime.c: Add RISC-V. > > --- > configure | 2 +- > configure.ac | 2 +- > gprofng/common/core_pcbe.c | 5 ++- > gprofng/common/cpuid.c | 31 +++++++++++++++++-- > gprofng/common/gp-defs.h | 5 ++- > gprofng/common/hwc_cpus.h | 7 +++++ > gprofng/common/hwcfuncs.h | 2 +- > gprofng/configure | 4 +++ > gprofng/configure.ac | 4 +++ > gprofng/libcollector/hwprofile.h | 10 ++++++ > gprofng/libcollector/libcol_util.c | 11 ++++++- > gprofng/libcollector/libcol_util.h | 10 +++--- > gprofng/libcollector/unwind.c | 16 ++++++++-- > gprofng/src/DbeSession.cc | 2 ++ > gprofng/src/Disasm.cc | 2 ++ > gprofng/src/Experiment.cc | 2 ++ > gprofng/src/checks.cc | 4 +++ > gprofng/src/collctrl.cc | 26 +++++++++------- > gprofng/src/dbe_types.h | 3 +- > .../gprofng.display/mttest/gethrtime.c | 2 ++ > 20 files changed, 123 insertions(+), 27 deletions(-) > > diff --git a/configure b/configure > index dd743c58663..e3cbad5752b 100755 > --- a/configure > +++ b/configure > @@ -3145,7 +3145,7 @@ fi > > if test "$enable_gprofng" = "yes"; then > case "${target}" in > - x86_64-*-linux* | i?86-*-linux* | aarch64-*-linux*) > + x86_64-*-linux* | i?86-*-linux* | aarch64-*-linux* | riscv64-*-linux*) > configdirs="$configdirs gprofng" > ;; > esac > diff --git a/configure.ac b/configure.ac > index 01cfd017273..e63f27e6a29 100644 > --- a/configure.ac > +++ b/configure.ac > @@ -412,7 +412,7 @@ enable_gprofng=$enableval, > enable_gprofng=yes) > if test "$enable_gprofng" = "yes"; then > case "${target}" in > - x86_64-*-linux* | i?86-*-linux* | aarch64-*-linux*) > + x86_64-*-linux* | i?86-*-linux* | aarch64-*-linux* | riscv64-*-linux*) > configdirs="$configdirs gprofng" > ;; > esac > diff --git a/gprofng/common/core_pcbe.c b/gprofng/common/core_pcbe.c > index b71d46f4e31..ef2a3f83d42 100644 > --- a/gprofng/common/core_pcbe.c > +++ b/gprofng/common/core_pcbe.c > @@ -2754,6 +2754,9 @@ core_pcbe_init (void) > return 0; > case X86_VENDOR_Intel: > break; > + case ANDES_VENDOR_ID: The formatting is wrong. See a coding standard: https://sourceware.org/gdb/wiki/Internals%20GDB-C-Coding-Standards#Whitespaces /*Code indentation*// //  Lines should be indented with a mix of tabs and spaces. 8 spaces should be replaced with Tab.   Vim users could add the following to their ~/.vimrc:// ////  set autoindent tabstop=8 shiftwidth=2// / > + case SIFIVE_VENDOR_ID: > + case THEAD_VENDOR_ID: > default: > return -1; > } > @@ -2915,7 +2918,7 @@ core_pcbe_impl_name (void) > static const char * > core_pcbe_cpuref (void) > { > -#if defined(__aarch64__) > +#if defined(__aarch64__) || defined(__riscv) > return ""; > #elif defined(__i386__) || defined(__x86_64) > switch (cpuid_getmodel ()) > diff --git a/gprofng/common/cpuid.c b/gprofng/common/cpuid.c > index fd98b30c639..c29b6612afe 100644 > --- a/gprofng/common/cpuid.c > +++ b/gprofng/common/cpuid.c > @@ -42,6 +42,11 @@ __get_cpuid (unsigned int op ATTRIBUTE_UNUSED, unsigned int *eax, > Tprintf (DBG_LT0, "cpuid.c:%d read_cpuid_id() MIDR_EL1=0x%016x\n", __LINE__, *eax); > return res; > } > +#elif defined(__riscv) > +#include > +#include > +#include > +#include > #endif > > /* > @@ -104,7 +109,7 @@ my_cpuid (unsigned int op, cpuid_regs_t *regs) > TprintfT (DBG_LT1, "my_cpuid: __get_cpuid(0x%x, 0x%x, 0x%x, 0x%x, 0x%x) returns %d\n", > op, regs->eax, regs->ebx, regs->ecx, regs->edx, ret); > return ret; > -} > +} > #endif > > static cpuid_info_t * > @@ -180,8 +185,30 @@ get_cpuid_info () > cpi->cpi_model += CPI_MODEL_XTD (regs.eax) << 4; > break; > } > +#elif defined(__riscv) > + #ifndef __riscv_hwprobe > + cpi->cpi_vendor = 0; > + cpi->cpi_family = 0; > + cpi->cpi_model = 0; > + #else > + struct riscv_hwprobe res; > + res.key = RISCV_HWPROBE_KEY_MVENDORID; > + cpu_set_t cpu_set; > + int __riscv_hwprobe (struct riscv_hwprobe *pairs, \ > + long pair_count, long cpu_count, \ > + unsigned long *cpus, unsigned long flags) \ > + { > + return syscall(__NR_riscv_hwprobe, pairs, pair_count, cpu_count, cpus, flags); > + } > + CPU_ZERO(&cpu_set); > + CPU_SET(0, &cpu_set); > + long ret = __riscv_hwprobe(&res, 1, 1, &cpu_set, 0); > + cpi->cpi_vendor = res.value; > + cpi->cpi_family = 0; > + cpi->cpi_model = 0; > + #endif > #endif > - return cpi; > + return cpi; > }  Could you also add a code into read_cpuinfo() (gprofng/src/collctrl.cc line ~85) to read cpu_model, cpu_family, etc from /proc/cpu_info. > > static inline uint_t > diff --git a/gprofng/common/gp-defs.h b/gprofng/common/gp-defs.h > index 7cef5550696..891c4d32cf1 100644 > --- a/gprofng/common/gp-defs.h > +++ b/gprofng/common/gp-defs.h > @@ -32,6 +32,7 @@ > */ > #define ARCH(x) TOK_A_##x(ARCH) > #define TOK_A_Aarch64(x) x##_Aarch64 > +#define TOK_A_RISCV(x) x##_RISCV > #define TOK_A_SPARC(x) x##_SPARC > #define TOK_A_Intel(x) x##_Intel > > @@ -45,11 +46,13 @@ > #define ARCH_Intel 1 > #elif defined(__aarch64__) > #define ARCH_Aarch64 1 > +#elif defined(riscv) || defined(__riscv) > +#define ARCH_RISCV 1 > #else > #error "Undefined platform" > #endif > > -#if defined(__sparcv9) || defined(__x86_64) || defined(__aarch64__) > +#if defined(__sparcv9) || defined(__x86_64) || defined(__aarch64__) || defined(__riscv) > #define WSIZE_64 1 > #else > #define WSIZE_32 1 > diff --git a/gprofng/common/hwc_cpus.h b/gprofng/common/hwc_cpus.h > index be820819dd3..b121e4bfb97 100644 > --- a/gprofng/common/hwc_cpus.h > +++ b/gprofng/common/hwc_cpus.h > @@ -111,6 +111,13 @@ enum { > ARM_CPU_IMP_QCOM = 0x51 > }; > > +// rscv Constants from arch/riscv/include/asm/vendorid_list.h > +enum { > + ANDES_VENDOR_ID =0x31e, > + SIFIVE_VENDOR_ID =0x489, > + THEAD_VENDOR_ID =0x5b7 > +}; > + > #define AARCH64_VENDORSTR_ARM "ARM" > > /* strings below must match those returned by cpc_getcpuver() */ > diff --git a/gprofng/common/hwcfuncs.h b/gprofng/common/hwcfuncs.h > index a5f64f2a33f..1a6ee7e30ca 100644 > --- a/gprofng/common/hwcfuncs.h > +++ b/gprofng/common/hwcfuncs.h > @@ -98,7 +98,7 @@ typedef struct { /* supplementary data fields */ > > #define HW_INTERVAL_MAX UINT64_MAX > #define HW_INTERVAL_PRESET(x) (HW_INTERVAL_MAX - ((uint64_t)(x) - 1)) > -#define HW_INTERVAL_TYPE(x) ((uint64_t) (x) > +#define HW_INTERVAL_TYPE(x) ((uint64_t) (x)) HW_INTERVAL_TYPE is not used. Just remove this line. > > /* parsing */ > #define HWCFUNCS_MAX_ATTRS 20 > diff --git a/gprofng/configure b/gprofng/configure > index 1c6a99291be..9ac7a651809 100755 > --- a/gprofng/configure > +++ b/gprofng/configure > @@ -15788,6 +15788,10 @@ build_src= > build_src=true > build_collector=true > ;; > + riscv*-*-linux*) > + build_src=true > + build_collector=true > + ;; > esac > # Check whether --enable-gprofng-tools was given. > if test "${enable_gprofng_tools+set}" = set; then : > diff --git a/gprofng/configure.ac b/gprofng/configure.ac > index 6b8fe262748..b4f2981a487 100644 > --- a/gprofng/configure.ac > +++ b/gprofng/configure.ac > @@ -63,6 +63,10 @@ build_src= > build_src=true > build_collector=true > ;; > + riscv*-*-linux*) > + build_src=true > + build_collector=true > + ;; > esac > AC_ARG_ENABLE(gprofng-tools, > AS_HELP_STRING([--disable-gprofng-tools], [do not build gprofng/src directory]), > diff --git a/gprofng/libcollector/hwprofile.h b/gprofng/libcollector/hwprofile.h > index 23422dd51fa..6517452eef7 100644 > --- a/gprofng/libcollector/hwprofile.h > +++ b/gprofng/libcollector/hwprofile.h > @@ -84,6 +84,16 @@ typedef struct MHwcntr_packet > (ucp)->uc_mcontext.regs[CONTEXT_PC] = (greg_t)(funcp); \ > (ucp)->uc_mcontext.regs[CONTEXT_SP] = 0; \ > (ucp)->uc_mcontext.regs[CONTEXT_FP] = 0; > + > +#elif ARCH(RISCV) > +#define CONTEXT_PC REG_PC > +#define CONTEXT_FP 8 > +#define CONTEXT_SP 2 > +#define SETFUNCTIONCONTEXT(ucp,funcp) \ > + (ucp)->uc_mcontext.__gregs[CONTEXT_PC] = (greg_t)(funcp); \ > + (ucp)->uc_mcontext.__gregs[CONTEXT_FP] = 0; \ > + (ucp)->uc_mcontext.__gregs[CONTEXT_SP] = 0; > + > #endif /* ARCH() */ > > #endif > diff --git a/gprofng/libcollector/libcol_util.c b/gprofng/libcollector/libcol_util.c > index a8802d4a9b0..8ee1c56ff45 100644 > --- a/gprofng/libcollector/libcol_util.c > +++ b/gprofng/libcollector/libcol_util.c > @@ -91,7 +91,7 @@ __collector_gettid () > #endif > __asm__ __volatile__(syscall_instr > : "=a" (r) : "0" (__NR_gettid) > - : syscall_clobber); > + : syscall_clobber); > #else > r = syscall (__NR_gettid); > #endif > @@ -1459,7 +1459,10 @@ __collector_util_init () > else if ((ptr = dlvsym (libc, "fopen", "GLIBC_2.0")) != NULL) > __collector_util_funcs.fopen = ptr; > else > + { > ptr = dlsym (libc, "fopen"); > + if(ptr) __collector_util_funcs.fopen = ptr; > + } > if (__collector_util_funcs.fopen == NULL) > { > CALL_UTIL (fprintf)(stderr, "COL_ERROR_UTIL_INIT fopen: %s\n", dlerror ()); > @@ -1475,7 +1478,10 @@ __collector_util_init () > else if ((ptr = dlvsym (libc, "popen", "GLIBC_2.0")) != NULL) > __collector_util_funcs.popen = ptr; > else > + { > ptr = dlsym (libc, "popen"); > + if(ptr) __collector_util_funcs.popen = ptr; > + } > if (__collector_util_funcs.popen == NULL) > { > CALL_UTIL (fprintf)(stderr, "COL_ERROR_UTIL_INIT popen: %s\n", dlerror ()); > @@ -1491,7 +1497,10 @@ __collector_util_init () > else if ((ptr = dlvsym (libc, "fclose", "GLIBC_2.0")) != NULL) > __collector_util_funcs.fclose = ptr; > else > + { > ptr = dlsym (libc, "fclose"); > + if(ptr) __collector_util_funcs.fclose = ptr; > + } > if (__collector_util_funcs.fclose == NULL) > { > CALL_UTIL (fprintf)(stderr, "COL_ERROR_UTIL_INIT fclose: %s\n", dlerror ()); > diff --git a/gprofng/libcollector/libcol_util.h b/gprofng/libcollector/libcol_util.h > index c21b4a46c4b..6ac84db05ab 100644 > --- a/gprofng/libcollector/libcol_util.h > +++ b/gprofng/libcollector/libcol_util.h > @@ -209,10 +209,10 @@ static __attribute__ ((always_inline)) inline uint32_t > __collector_cas_32 (volatile uint32_t *pdata, uint32_t old, uint32_t new) > { > uint32_t r; > - __asm__ __volatile__("lock; cmpxchgl %2, %1" > - : "=a" (r), "=m" (*pdata) : "r" (new), > - "a" (old), "m" (*pdata)); > - return r; > + __asm__ __volatile__("lock; cmpxchgl %2, %1" > + : "=a" (r), "=m" (*pdata) : "r" (new), > + "a" (old), "m" (*pdata)); > + return r; > } > /** > * This function enables a compare and swap operation to occur atomically. > @@ -270,7 +270,7 @@ __collector_cas_ptr (void *mem, void *cmp, void *new) > return r; > } > > -#elif ARCH(Aarch64) > +#elif ARCH(Aarch64) || ARCH(RISCV) > static __attribute__ ((always_inline)) inline uint32_t > __collector_inc_32 (volatile uint32_t *ptr) > { > diff --git a/gprofng/libcollector/unwind.c b/gprofng/libcollector/unwind.c > index ff2f7aa9a7e..1244a453457 100644 > --- a/gprofng/libcollector/unwind.c > +++ b/gprofng/libcollector/unwind.c > @@ -186,8 +186,14 @@ memory_error_func (int status ATTRIBUTE_UNUSED, bfd_vma addr ATTRIBUTE_UNUSED, > #define GET_PC(ctx) (((ucontext_t*)ctx)->uc_mcontext.regs[15]) > #define GET_SP(ctx) (((ucontext_t*)ctx)->uc_mcontext.regs[13]) > #define GET_FP(ctx) (((ucontext_t*)ctx)->uc_mcontext.regs[14]) > + > +#elif ARCH(RISCV) > +#define GET_PC(ctx) (((ucontext_t*)ctx)->uc_mcontext.__gregs[REG_PC]) > +#define GET_SP(ctx) (((ucontext_t*)ctx)->uc_mcontext.__gregs[2]) > +#define GET_FP(ctx) (((ucontext_t*)ctx)->uc_mcontext.__gregs[8]) > #endif /* ARCH() */ > > + > /* > * FILL_CONTEXT() for all platforms > * Could use getcontext() except: > @@ -230,13 +236,19 @@ memory_error_func (int status ATTRIBUTE_UNUSED, bfd_vma addr ATTRIBUTE_UNUSED, > context->uc_stack.ss_size = 0x100000; \ > } > > -#elif ARCH(Aarch64) > +#elif ARCH(Aarch64) > #define FILL_CONTEXT(context) \ > { CALL_UTIL (getcontext) (context); \ > context->uc_mcontext.sp = (__u64) __builtin_frame_address(0); \ > } > > -#endif /* ARCH() */ > +#elif ARCH(RISCV) > +#define FILL_CONTEXT(context) \ > + { CALL_UTIL(getcontext)(context); \ > + context->uc_mcontext.__gregs[2] = (uint64_t) __builtin_frame_address(0); \ > + } > + > +#endif/* ARCH() */ > > static int > getByteInstruction (unsigned char *p) > diff --git a/gprofng/src/DbeSession.cc b/gprofng/src/DbeSession.cc > index 86541d97f2e..3c218b5fc91 100644 > --- a/gprofng/src/DbeSession.cc > +++ b/gprofng/src/DbeSession.cc > @@ -94,6 +94,8 @@ Platform_t DbeSession::platform = > Sparc; > #elif ARCH(Aarch64) > Aarch64; > +#elif ARCH(RISCV) > + RISCV; > #else // ARCH(Intel) > Intel; > #endif > diff --git a/gprofng/src/Disasm.cc b/gprofng/src/Disasm.cc > index 9c7e59a590b..19e6f15ff6f 100644 > --- a/gprofng/src/Disasm.cc > +++ b/gprofng/src/Disasm.cc > @@ -208,6 +208,7 @@ Disasm::disasm_open () > case Amd64: > need_swap_endian = (DbeSession::platform == Sparc); > break; > + case RISCV: > case Sparcv8plus: > case Sparcv9: > case Sparc: > @@ -246,6 +247,7 @@ Disasm::disasm_open () > dis_info.arch = bfd_arch_i386; > dis_info.mach = bfd_mach_x86_64; > break; > + case RISCV: > case Sparcv8plus: > case Sparcv9: > case Sparc: > diff --git a/gprofng/src/Experiment.cc b/gprofng/src/Experiment.cc > index 1378ad5ce07..ac78276d23c 100644 > --- a/gprofng/src/Experiment.cc > +++ b/gprofng/src/Experiment.cc > @@ -542,6 +542,8 @@ Experiment::ExperimentHandler::startElement (char*, char*, char *qName, Attribut > exp->platform = Intel; > else if (strcmp (str, "aarch64") == 0) > exp->platform = Aarch64; > + else if (strcmp (str, "riscv64") == 0) > + exp->platform = RISCV;  The formatting is wrong. It looks like in your environment the tab size is 4 spaces, but in the GNU standard it is 8. > else > exp->platform = Sparc; > exp->need_swap_endian = (DbeSession::platform == Sparc) ? > diff --git a/gprofng/src/checks.cc b/gprofng/src/checks.cc > index 094c3bbc60a..2f9fbd7f714 100644 > --- a/gprofng/src/checks.cc > +++ b/gprofng/src/checks.cc > @@ -332,6 +332,10 @@ collect::check_executable_arch (Elf *elf) > case EM_AARCH64: > is_64 = true; > break; > +#elif ARCH(RISCV) > + case EM_RISCV: > + is_64 = true; > + break; Again formatting. > #endif > default: > return EXEC_ELF_ARCH; > diff --git a/gprofng/src/collctrl.cc b/gprofng/src/collctrl.cc > index 5d68b689a64..1b04e52b5cc 100644 > --- a/gprofng/src/collctrl.cc > +++ b/gprofng/src/collctrl.cc > @@ -51,9 +51,9 @@ extern const char *strsignal (int); > #endif > > // _SC_CPUID_MAX is not available on 2.6/2.7 > -#ifndef _SC_CPUID_MAX > -#define _SC_CPUID_MAX 517 > -#endif > + > +// #define _SC_CPUID_MAX 517 > +// #endif These lines are missing in latest sources. The latest sources are here: https://sourceware.org/git/binutils-gdb.git. The 2.43 release will be on Sunday 14th July. It will be good if your fixes are included in this release. -Vladimir > > const char *get_fstype (char *); > > @@ -74,15 +74,16 @@ Coll_Ctrl::Coll_Ctrl (int _interactive, bool _defHWC, bool _kernelHWC) > default_stem = strdup ("test"); > > /* get CPU count and processor clock rate */ > + #ifndef _SC_CPUID_MAX > + ncpus = sysconf (_SC_NPROCESSORS_CONF); > + /* add 2048 to count, since on some systems CPUID does not start at zero */ > + ncpumax = ncpus + 2048; > + #elif > ncpumax = sysconf (_SC_CPUID_MAX); > - if (ncpumax == -1) > - { > - ncpus = sysconf (_SC_NPROCESSORS_CONF); > - /* add 2048 to count, since on some systems CPUID does not start at zero */ > - ncpumax = ncpus + 2048; > - } > - ncpus = 0; > - cpu_clk_freq = 0; > + #endif > + > + //ncpus = 0; > + //cpu_clk_freq = 0; > > // On Linux, read /proc/cpuinfo to get CPU count and clock rate > // Note that parsing is different on SPARC and x86 > @@ -115,6 +116,9 @@ Coll_Ctrl::Coll_Ctrl (int _interactive, bool _defHWC, bool _kernelHWC) > #elif defined(__aarch64__) > asm volatile("mrs %0, cntfrq_el0" : "=r" (cpu_clk_freq)); > > +#elif defined(__riscv) > + cpu_clk_freq = 1000; > + > #else > FILE *procf = fopen ("/proc/cpuinfo", "r"); > if (procf != NULL) > diff --git a/gprofng/src/dbe_types.h b/gprofng/src/dbe_types.h > index 9fa842ce85d..c67d421566e 100644 > --- a/gprofng/src/dbe_types.h > +++ b/gprofng/src/dbe_types.h > @@ -42,7 +42,8 @@ enum Platform_t > Sparcv8plus, > Java, > Amd64, > - Aarch64 > + Aarch64, > + RISCV > }; > > enum WSize_t > diff --git a/gprofng/testsuite/gprofng.display/mttest/gethrtime.c b/gprofng/testsuite/gprofng.display/mttest/gethrtime.c > index da39821027f..5e2cc3dc97b 100644 > --- a/gprofng/testsuite/gprofng.display/mttest/gethrtime.c > +++ b/gprofng/testsuite/gprofng.display/mttest/gethrtime.c > @@ -32,6 +32,8 @@ > #define SPARC 1 > #elif defined(__aarch64__) > #define Aarch64 1 > +#elif defined(__riscv) > +#define RISCV 1 > #else > #define Intel 1 > #endif --------------zRlM1uAtznURWglzgVcfD00n--