public inbox for binutils@sourceware.org
 help / color / mirror / Atom feed
[PATCH 0/2] RISC-V: Use only real extension names on testsuite
 2022-10-25 14:54 UTC  (2+ messages)

[RFC PATCH] RISC-V: Allocate "various" operand type
 2022-10-25 13:55 UTC  (2+ messages)

[PATCH 00/40] sim+gdb: Suppress warnings if built with Clang (big batch 1)
 2022-10-25 13:54 UTC  (26+ messages)
` [PATCH 01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib
` [PATCH 02/40] sim: Check known getrusage declaration existence
` [PATCH 03/40] sim/aarch64: Remove unused functions
` [PATCH 04/40] cpu/cris: Initialize some variables on CRIS CPU
` [PATCH 05/40] cpu/cris: Add u-stall virtual unit to CRIS v32
` [PATCH 06/40] sim/cris: Move declarations of f_specific_init
` [PATCH 07/40] sim/cris: Regenerate with CGEN
` [PATCH 08/40] sim/erc32: Insert void parameter
` [PATCH 09/40] sim/erc32: Use int32_t as event callback argument
` [PATCH 10/40] sim/erc32: Use int32_t as IRQ "
` [PATCH 11/40] cpu/frv: Initialize some variables
` [PATCH 12/40] sim/frv: Initialize nesr variable
` [PATCH 13/40] sim/frv: Initialize some variables
` [PATCH 14/40] sim/frv: Add explicit casts
` [PATCH 15/40] sim/h8300: Add "+ 0x0" to avoid self-assignments
` [PATCH 16/40] sim/lm32: fix some missing function declaration warnings
` [PATCH 17/40] sim/lm32: Add explicit casts

[PATCH 0/10] Add new Intel Sierra Forest, Grand Ridge, Granite Rapids Instructions
 2022-10-25 13:05 UTC  (68+ messages)
` [PATCH 01/10] Support Intel AVX-IFMA
` [PATCH 02/10] Support Intel AVX-VNNI-INT8
` [PATCH 03/10] Support Intel AVX-NE-CONVERT
` [PATCH 04/10] Support Intel CMPccXADD
` [PATCH 06/10] Support Intel RAO-INT
` [PATCH 07/10] Support Intel WRMSRNS
` [PATCH 08/10] Support Intel MSRLIST
` [PATCH 09/10] Support Intel AMX-FP16
` [PATCH 10/10] Support Intel PREFETCHI

[committed 1/2] RISC-V: Improve link time complexity
 2022-10-25 10:10 UTC  (4+ messages)
` [committed 2/2] RISC-V: Should reset `again' flag for _bfd_riscv_relax_pc

[PATCH v2 0/10] Add new Intel Sierra Forest, Grand Ridge, Granite Rapids Instructions (Resend)
 2022-10-25  8:31 UTC  (15+ messages)
` [PATCH 01/10] Support Intel AVX-IFMA
` [PATCH 02/10] Support Intel AVX-VNNI-INT8
` [PATCH 03/10] Support Intel AVX-NE-CONVERT
` [PATCH 04/10] Support Intel CMPccXADD
` [PATCH 05/10] Add handler for more i386_cpu_flags
` [PATCH 06/10] Support Intel RAO-INT
` [PATCH 07/10] Support Intel WRMSRNS
` [PATCH 08/10] Support Intel MSRLIST
` [PATCH 09/10] Support Intel AMX-FP16
` [PATCH 10/10] Support Intel PREFETCHI

[PATCH v5 0/8] x86: suffix handling changes
 2022-10-25  7:30 UTC  (10+ messages)
` [PATCH v5 1/8] x86: constify parse_insn()'s input
` [PATCH v5 1/8] x86: introduce Pass2 insn attribute
  ` [PATCH v5 2/8] "
` [PATCH v5 3/8] x86: re-work insn/suffix recognition
` [PATCH v5 4/8] ix86: don't recognize/derive Q suffix in the common case
` [PATCH v5 5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address
` [PATCH v5 6/8] x86: move bad-use-of-TLS-reloc check
` [PATCH v5 7/8] x86: drop (now) stray IsString
` [PATCH v5 8/8] x86: further re-work insn/suffix recognition to also cover MOVSX

New Swedish PO file for 'opcodes' (version 2.38.90)
 2022-10-24 13:17 UTC 

☺ Buildbot (GNU Toolchain): binutils-gdb - build successful (master)
 2022-10-24  8:00 UTC 

Toolchain Infrastructure project statement of support
 2022-10-24  1:51 UTC  (27+ messages)

☝ Buildbot (GNU Toolchain): binutils-gdb - worker cannot substantiate (master)
 2022-10-24  0:28 UTC 

[PATCH 0/5] Add Xtensa ESP chips support
 2022-10-22 13:56 UTC  (6+ messages)
` [PATCH 1/5] bfd: xtensa: move common code from ld and gas
` [PATCH 2/5] gas: xtensa: add endianness, loops, booleans options
` [PATCH 3/5] ld: xtensa: use default LD command line options for endianness
` [PATCH 4/5] gas: xtensa: add esp32, esp32s2, esp32s3 isa-modules options
` [PATCH 5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules

[PATCH 0/3] x86: optionally emit {evex} prefix / testsuite tidying
 2022-10-21 19:39 UTC  (5+ messages)
` [PATCH 1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns
` [PATCH 2/3] x86: consolidate VAES tests
` [PATCH 3/3] x86: consolidate VPCLMUL tests

[PATCH,V2 00/15] Definition and support for SFrame unwind format
 2022-10-21 10:52 UTC  (2+ messages)

Upstream PSP support in binutils
 2022-10-21 10:47 UTC  (2+ messages)

New Hungarian PO file for 'gprof' (version 2.36.90)
 2022-10-21  9:57 UTC  (2+ messages)

[PATCH 1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported
 2022-10-21  9:54 UTC  (4+ messages)
` [PATCH 2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported

Line step implement
 2022-10-21  9:51 UTC  (2+ messages)

[PATCH] readelf: support zstd compressed debug sections [PR 29640]
 2022-10-21  9:16 UTC  (13+ messages)

[PATCH] gold: add --compress-debug-sections=zstd [PR 29641]
 2022-10-21  5:46 UTC  (3+ messages)
` ping "
  ` PING^2 "

Obsolete beos
 2022-10-21  0:12 UTC  (4+ messages)

aarch64-pe support for LD, GAS and BFD
 2022-10-20 23:01 UTC  (3+ messages)

GTI project presentation and public discussion
 2022-10-20 21:04 UTC 

x86-64: Use only one default max-page-size
 2022-10-20 17:35 UTC  (3+ messages)

[PATCH] x86: Check VEX/EVEX encoding before checking vector operands
 2022-10-20 16:29 UTC 

[RFC][top-level] Add configure test-case
 2022-10-20 15:10 UTC 

[PATCH v3 0/7] x86: suffix handling changes
 2022-10-20 10:12 UTC  (16+ messages)
` [PATCH v3 4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL

[PATCH] RISC-V: fix linker message when relaxation deletes bytes
 2022-10-20  7:20 UTC  (8+ messages)

[PATCH v5 1/2] ld: Add --pdb option
 2022-10-20  4:53 UTC  (5+ messages)
` [PATCH v5 2/2] ld: Add minimal pdb generation

RISCV PC to GP-relative relaxations vs section movement
 2022-10-20  3:22 UTC  (2+ messages)

☝ Buildbot (GNU Toolchain): binutils-gdb - retry lost connection compile (retry) (master)
 2022-10-20  1:19 UTC 

☺ Buildbot (GNU Toolchain): binutils-gdb - build successful (master)
 2022-10-20  0:15 UTC 

[PATCH] binutils: Remove unused substitution PROGRAM
 2022-10-19 22:44 UTC  (2+ messages)

[PATCH] x86: re-work AVX-VNNI support
 2022-10-19 21:38 UTC  (2+ messages)

[PATCH v2 0/10] Add new Intel Sierra Forest, Grand Ridge, Granite Rapids Instructions
 2022-10-19 15:22 UTC  (13+ messages)
` [PATCH 01/10] Support Intel AVX-IFMA
` [PATCH 02/10] Support Intel AVX-VNNI-INT8
` [PATCH 03/10] Support Intel AVX-NE-CONVERT
` [PATCH 04/10] Support Intel CMPccXADD
` [PATCH 05/10] Add handler for more i386_cpu_flags
` [PATCH 06/10] Support Intel RAO-INT
` [PATCH 07/10] Support Intel WRMSRNS
` [PATCH 08/10] Support Intel MSRLIST
` [PATCH 09/10] Support Intel AMX-FP16
` [PATCH 10/10] Support Intel PREFETCHI

[PATCH] RISC-V: Remove RV32EF conflict
 2022-10-19 13:23 UTC  (2+ messages)

[PATCH 0/5] RISC-V: Opcode tidying (batch 1)
 2022-10-19 13:12 UTC  (10+ messages)
` [PATCH v2 0/8] RISC-V: Various opcode "
  ` [PATCH v2 1/8] RISC-V: Add a space at the end of pinfo
  ` [PATCH v2 2/8] RISC-V: Fix obvious misalignments ('Zbb'/'Zba')
  ` [PATCH v2 3/8] RISC-V: Remove spaces in opcode entries
  ` [PATCH v2 4/8] RISC-V: Remove unused instruction macros
  ` [PATCH v2 5/8] RISC-V: Complete tidying up with SCALL and SBREAK
  ` [PATCH v2 6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w
  ` [PATCH v2 7/8] RISC-V: Make alias instructions aliases
  ` [PATCH v2 8/8] RISC-V: Use defined mask and match values

☺ Buildbot (GNU Toolchain): binutils-gdb - build successful (master)
 2022-10-19 12:57 UTC 

[RISCV] RISC-V GNU Toolchain Biweekly Sync-up call (Oct 20, 2022)
 2022-10-19 12:56 UTC 

☠ Buildbot (GNU Toolchain): binutils-gdb - failed test (failure) (master)
 2022-10-19 11:53 UTC  (3+ messages)
    ` Fix addr2line test for ppc64 elfv1 and mingw

page:  |  | latest

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).