From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <hjl.tools@gmail.com>
Received: from mail-pj1-x102f.google.com (mail-pj1-x102f.google.com
 [IPv6:2607:f8b0:4864:20::102f])
 by sourceware.org (Postfix) with ESMTPS id E8633385E03D
 for <binutils@sourceware.org>; Wed, 18 May 2022 17:46:38 +0000 (GMT)
DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org E8633385E03D
Received: by mail-pj1-x102f.google.com with SMTP id
 l20-20020a17090a409400b001dd2a9d555bso2834459pjg.0
 for <binutils@sourceware.org>; Wed, 18 May 2022 10:46:38 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=9khhjTuJCLht5uvxKCmrY+l7Zf2HhrkU5IpaKNIgYuU=;
 b=ZL62GjxDIcM9KVkCzi9OBX/RiDQO4HnUMlVkzmBQGyuVhczIEakR6teX08oojc0JWZ
 4Dy5u8A+H7Ur9yr0thV/IGjXA5mCWUSwe10ORehDBM7uR8SpOgUYNoLPcM3ne7seNzRr
 RcZrY33LD4CkHNkRwuZpslD3Y8/12XySVm1wn/8plkb00Ia/4bviW+QQ92Ie9wMYlnW2
 ODZDelynmc6f20465QqIQbs+IryTRY1QUiuWEd042HWk6qbrzNY5o8RSJTOqlZ9VegQS
 tyecF6pC9J+YQ6Azq5/sZ2dM2g9GM19oKPv0NAROfHYbu15ydShTciD2a30Am8S5t/En
 kQzA==
X-Gm-Message-State: AOAM531MfMNmd6n+Sn1/+qPqrLYPqFBgH03B9fh/8rCcYnutfmhp0lhg
 4tpyzuvZiZvzt28ro3jeLauzLpK5eC54L4c8Z6b+MLoL
X-Google-Smtp-Source: ABdhPJxpmG0SmlIsd8SGadUF8ebhgxl8lb3SUgF9gr6uZIJLv4327ZaRbHy0VMvBJAjBSsys4JMxoWdVuh2LozYVINQ=
X-Received: by 2002:a17:90b:314e:b0:1dc:d143:a15d with SMTP id
 ip14-20020a17090b314e00b001dcd143a15dmr1136568pjb.111.1652895998080; Wed, 18
 May 2022 10:46:38 -0700 (PDT)
MIME-Version: 1.0
References: <93cecdf2-b805-4508-9e34-89fd0011ccc9@suse.com>
 <0d4e74f7-1607-1edc-0652-c4ba701edaeb@suse.com>
In-Reply-To: <0d4e74f7-1607-1edc-0652-c4ba701edaeb@suse.com>
From: "H.J. Lu" <hjl.tools@gmail.com>
Date: Wed, 18 May 2022 10:46:02 -0700
Message-ID: <CAMe9rOpvGCD+X2voQ1C53KzX0kOzV+9hEOuchs9KSWSOixzK-w@mail.gmail.com>
Subject: Re: [PATCH 3/6] x86: add another IAMCU testcase
To: Jan Beulich <jbeulich@suse.com>
Cc: Binutils <binutils@sourceware.org>
Content-Type: text/plain; charset="UTF-8"
X-Spam-Status: No, score=-3019.7 required=5.0 tests=BAYES_00, DKIM_SIGNED,
 DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FREEMAIL_FROM, RCVD_IN_DNSWL_NONE,
 SPF_HELO_NONE, SPF_PASS, TXREP,
 T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
 server2.sourceware.org
X-BeenThere: binutils@sourceware.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Binutils mailing list <binutils.sourceware.org>
List-Unsubscribe: <https://sourceware.org/mailman/options/binutils>,
 <mailto:binutils-request@sourceware.org?subject=unsubscribe>
List-Archive: <https://sourceware.org/pipermail/binutils/>
List-Post: <mailto:binutils@sourceware.org>
List-Help: <mailto:binutils-request@sourceware.org?subject=help>
List-Subscribe: <https://sourceware.org/mailman/listinfo/binutils>,
 <mailto:binutils-request@sourceware.org?subject=subscribe>
X-List-Received-Date: Wed, 18 May 2022 17:46:40 -0000

On Wed, Mar 16, 2022 at 1:46 AM Jan Beulich <jbeulich@suse.com> wrote:
>
> Now that {L,K}1OM support is gone, and with it the brokenness in
> check_cpu_arch_compatible(), put in place a test making sure that only
> extensions can be enabled via .arch for IAMCU, and that the base
> architecture cannot be changed.
>
> --- a/gas/testsuite/gas/i386/iamcu-inval-1.l
> +++ b/gas/testsuite/gas/i386/iamcu-inval-1.l
> @@ -5,10 +5,11 @@
>  .*:8: Error: .*
>  .*:10: Error: .*
>  .*:11: Error: .*
> +.*:13: Error: .*
>  GAS LISTING .*
>
>
> -[      ]*1[    ]+\# Invalid Intel MCU instructions
> +[      ]*1[    ]+\# Invalid Intel MCU instructions / directives
>  [      ]*2[    ]+\.text
>  [      ]*3[    ]+
>  [      ]*4[    ]+fnstsw
> @@ -19,3 +20,5 @@ GAS LISTING .*
>  [      ]*9[    ]+
>  [      ]*10[   ]+movq  %xmm1, \(%eax\)
>  [      ]*11[   ]+movnti        %eax, \(%eax\)
> +[      ]*12[   ]+
> +[      ]*13[   ]+\.arch generic32
> --- a/gas/testsuite/gas/i386/iamcu-inval-1.s
> +++ b/gas/testsuite/gas/i386/iamcu-inval-1.s
> @@ -1,4 +1,4 @@
> -# Invalid Intel MCU instructions
> +# Invalid Intel MCU instructions / directives
>         .text
>
>         fnstsw
> @@ -9,3 +9,5 @@
>
>         movq    %xmm1, (%eax)
>         movnti  %eax, (%eax)
> +
> +       .arch generic32
>

OK.

Thanks.

-- 
H.J.