From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR01-HE1-obe.outbound.protection.outlook.com (mail-he1eur01on2070.outbound.protection.outlook.com [40.107.13.70]) by sourceware.org (Postfix) with ESMTPS id 8CE9B38582A9 for ; Mon, 15 Jan 2024 11:20:09 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 8CE9B38582A9 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 8CE9B38582A9 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.13.70 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1705317616; cv=pass; b=vPdbDDLWIw9Xt+QnTzISqh9mx77pCddphN91k/MixppNguFyXSJSm2NWGFZqAF+3w46R/+ui2VRPvT5HcpmKVUaBFHwuPdXlL/MSwjxoZC58eltwho/dENYmcYmT3lTpe6fkQ5BnVu9dD7IJa7avDUH1gn6a4RmWkR755HYbjAY= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1705317616; c=relaxed/simple; bh=tA0IAjcfXD4UwH89oZFfD3ubDFAojY+RymRQ4F3bv2I=; h=DKIM-Signature:DKIM-Signature:Date:From:To:Subject:Message-ID: MIME-Version; b=inQwS9YO5Un9KEbIB/ncbjCKdMjWMH2ekOA3bxdTlqu4iTQ4+JIX7H7rHPPbwCghWpCZngtEIxQPPAgQlxZfRewbytk9XBCUPyZZ1tCCbptW80fR/uFe7LvCWyf3SA3RPXkUYPdpH94GKhbyGL5ZNJaJ36xsU5X12wJv+pvoTO4= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=XHIw+soJgJ01nPWyQh2t9SQdqmtimCqHFQdFO5IpRo61mbDewwCG6BEFT9o7k+Z/FOFQhwo3WCAHhkOkVqPPUd/huUUjvTuRtxpJkH87TbxY4FZD+iBPqYAhTgzJEbGgSNdmDl+Y/z8dA3dw44Vgtdqm1SyzvC32Wo9lJo056C0aC92VlRcVLTSwSH5F+ppD2Ssf8H+oX6Qi6bkwmL8FiwbtNiapIFEKsh2aAVbmFhKCHpV90fyTQSxCxqGm5mahty/j5KnDmo/lfEe6VVzA+RDn1Jz0t4hFdA5Uqae6YxOoWdsaVpPT7KRPFFru+G4V19Dy/x8KJNfNPfWhaSnhzg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=clrznXMFTJaZcsiIQJXVB2+vxgEh/o0s0TNVFWWjMts=; b=M9ksZaCqF8Ho/on0WJZZStAJgPHQbjJSmfpp/w3uhp9oR24+kgjPSiVIa066P04PVbl4QYcUnOqSWvlMgd8YnB7GLH9KpyErricm5BH/uVjudMxR3DEoso8M/mNDbpIsBVPGcKjM0OvBbpuNujd/rd2nkSERG8FqDntx+QAlxfYNRpMr/be7Uz9QMXacclfEuzs5EwuF+8j6u57KX/egaPyI4cGtci6louxm6WpcOjQYbikTLN7K2/uOAWOFHDhFQryb0fl+6kxYZXG6iWE7Y4MJ+QiCPhi3rZWd7/oicUKgo03eNOHrVXjye9tY9XuBA6EdOak5d1p72zVnXDF1nQ== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=clrznXMFTJaZcsiIQJXVB2+vxgEh/o0s0TNVFWWjMts=; b=iIorWg3hwYRsQdCgBE73vEmNGRoWW9bn/2yfabBn+gySX4jM05Ev+CesXIDemKg2fzgtsCkI90s1rg7c8RnC3jvRrLJ6EkvAGy5D5orCTzJK64vGklRQFZ5T9sBtZ02ChmDa8VTHPWLZHwhWrVckU1sRbTKsNVOAyFs0NtMOa8Q= Received: from AS9PR0301CA0005.eurprd03.prod.outlook.com (2603:10a6:20b:468::9) by GVXPR08MB8209.eurprd08.prod.outlook.com (2603:10a6:150:1::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7181.23; Mon, 15 Jan 2024 11:20:01 +0000 Received: from AMS0EPF0000019F.eurprd05.prod.outlook.com (2603:10a6:20b:468:cafe::90) by AS9PR0301CA0005.outlook.office365.com (2603:10a6:20b:468::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7181.26 via Frontend Transport; Mon, 15 Jan 2024 11:20:01 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS0EPF0000019F.mail.protection.outlook.com (10.167.16.251) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7202.16 via Frontend Transport; Mon, 15 Jan 2024 11:20:01 +0000 Received: ("Tessian outbound c4f080b252bb:v228"); Mon, 15 Jan 2024 11:20:01 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: d110687b6f6aae18 X-CR-MTA-TID: 64aa7808 Received: from 279b25fed139.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 89FEE7CE-D375-4214-923A-A9072E5CD916.1; Mon, 15 Jan 2024 11:19:53 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 279b25fed139.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Mon, 15 Jan 2024 11:19:53 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=IuMeRRjR2d8xKrxg2C/1em7/MzmVtQtpvz//3FuDne1JKDZHpmmsGgAtaMEqy1ryxPeoBSZOvijj0JPSCekGOB1WnnLdT3AthiPcZqyb+i6rWFDJgLqIDhF8yycB62APEvA/rD0bnAOFQADpKIfSTOmwojPf8h2Va2rsMRJwQ1x/A4CusiJx8YSqbSNY/yl9yuLhQU7j3Zh24PxsBf1Qmze0DAg1PZMbS6W/s0U87vKXOul/igjIvsZ9QXFBzeXl9nZUbT6/S86mPZRew1Kp7LKWZr/V2Rxx842c4CWT+HK8iRGgIXYYbqp96LIaAc1pxjH1jGI1fEjMYbjlOlArNQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=clrznXMFTJaZcsiIQJXVB2+vxgEh/o0s0TNVFWWjMts=; b=M51wxV8QicTq0QIxquyrTlzf56DUCIJu2Z4t1dcNltglwmsjsbvw7WahbEr4LGOxta0wSnpzoVUpQPwOyjWlazwiHeV82dRky/Q+2TfTrllAe+ZrLwRvIY+JWPkFxGu2OpaSAfwmapGh+YSVYcoi7pGaeCqR8OKCPCh5ubfjoGzd/4h7nCxA/IsmRCpWI0i6EJTOrZf30BRbrgZHEUsFXB01d7hUAm50HXjX343y0fPPAEdET/bez6zOkEwuvdVGRAYA4wCRA/Ru7q9+dPeQCrewvlJqRi2huIPKG3EnM+PvZrjT8/bE7W9oakDY1SyX7u0IeZEmP4/fOA+/YNGQ2A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=clrznXMFTJaZcsiIQJXVB2+vxgEh/o0s0TNVFWWjMts=; b=iIorWg3hwYRsQdCgBE73vEmNGRoWW9bn/2yfabBn+gySX4jM05Ev+CesXIDemKg2fzgtsCkI90s1rg7c8RnC3jvRrLJ6EkvAGy5D5orCTzJK64vGklRQFZ5T9sBtZ02ChmDa8VTHPWLZHwhWrVckU1sRbTKsNVOAyFs0NtMOa8Q= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from AS8PR08MB6678.eurprd08.prod.outlook.com (2603:10a6:20b:398::8) by AM8PR08MB5602.eurprd08.prod.outlook.com (2603:10a6:20b:1d0::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7181.26; Mon, 15 Jan 2024 11:19:51 +0000 Received: from AS8PR08MB6678.eurprd08.prod.outlook.com ([fe80::a997:a5ad:3e6:44b6]) by AS8PR08MB6678.eurprd08.prod.outlook.com ([fe80::a997:a5ad:3e6:44b6%4]) with mapi id 15.20.7181.022; Mon, 15 Jan 2024 11:19:51 +0000 Date: Mon, 15 Jan 2024 11:19:48 +0000 From: Andrew Carlotti To: binutils@sourceware.org Subject: [PATCH 1/2] aarch64: Refactor aarch64_sys_ins_reg_supported_p Message-ID: References: <46d1ae50-5429-b433-0ff1-0e58dbcf0ea2@e124511.cambridge.arm.com> Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <46d1ae50-5429-b433-0ff1-0e58dbcf0ea2@e124511.cambridge.arm.com> X-ClientProxiedBy: LO4P265CA0102.GBRP265.PROD.OUTLOOK.COM (2603:10a6:600:2bc::17) To AS8PR08MB6678.eurprd08.prod.outlook.com (2603:10a6:20b:398::8) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: AS8PR08MB6678:EE_|AM8PR08MB5602:EE_|AMS0EPF0000019F:EE_|GVXPR08MB8209:EE_ X-MS-Office365-Filtering-Correlation-Id: b425b3c0-e0c8-4634-43f1-08dc15bbea52 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: QYhu5yy1+jWPHcYAydP3B+W8rq1fr09NNEeG9mdiKaXlBg+55MkFebQjfO/sf9f5+1xJv64uJyB5AX28Cx2M8awIy83lA0JMeLLieHFd+fLUUPxmeYa1kIu5hznf/wzl0nEIZhoDX5PqaQGwtn/ygDwE2mgEFiKXoI7OGwxX9QrkEmAMx34WYeR8EVyTVxP8vGWULzvO2vEmx8DiSMKAQVmEZlK78TZC8MOFEDj/bLENzKpE7vwujCXjNhLWEZGBqZAYFsTIZ3SxeclH3fbCXBqlPwoK0eVAG+UyeHtU046G0bSqr6RimnwC72e5JIuNds1ajVCLnzcSeVT0OUNG0xBdwJkUDetGgTMOqok/lHPloVZFSNv11V/eNxN3D9OGn2ejyG2/cbzPBDyGwmf5Kv0GR8Yvbgtj+HXvX6ZDGN/fnGr96xt5byjpr6jpp7hMBZ0LgHkkDjbVLfUiGFrznDsQ6cJODzrl2KwUuUm9AoPKj9hEMvJrbhr5kB0pCzsaWbmoODI5m3bB103P6f4feMAKW+uePylPb5gz8AOqzwT5Nb3bhQYMFmepz2wXgtX1 X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AS8PR08MB6678.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(346002)(136003)(396003)(366004)(39860400002)(376002)(230922051799003)(64100799003)(451199024)(186009)(1800799012)(6512007)(26005)(38100700002)(2906002)(44832011)(8676002)(30864003)(6506007)(66946007)(8936002)(478600001)(6486002)(66556008)(5660300002)(6666004)(6916009)(66476007)(316002)(41300700001)(31696002)(86362001)(31686004);DIR:OUT;SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM8PR08MB5602 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS0EPF0000019F.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: ab031cbc-2128-428e-05ec-08dc15bbe426 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 7OTaKIzDVqqkv12VdZQc3a/AEX4f2vXNsGBSiXWX0YKI2pIxo82yTwARIFSG8hgSK0JG4I8lL0Mjjh3TSB/RX0yb1Vs7hf8o416hzmSBTXys6LJZJmHaI7oMrjYG0vnyw/KtFrl+aeVI26g9utLtiFA5vVNJycOIjzNY58muvG/pzs89Bi+nqBAqiRr6hZYkciNBKBPmRIyIB8h+szt04uDeIM2bgsqT9UTJs6bUHUUPZOU08CIS5wWyxzSyh4wFvrc8aztmVXZfe7DW9NyDpm77kH1Iiu3Glcz7yPQxEaqRlNQCuNMaRJ7afY7TCK/koTyJhN6MU1NwQr5nvoqiYwmdXk0e5VbHTXHl6eg1K3aFcHW6PvJ3oRB1uc9w+ws0lQ72c3k3XhNORVeV8JpSNTsc0fLHVG8pit/4gwALigIwb1IhUL4gUnIVD4c6i+sg0RmW72Gva0IozJsSPW32liT6PSo1KYz9HQsQeVg/Mkio3Q9MoP2yIk9zzC+bJJIX6LMBSZls+mhDhP350garZqW53ihH8wMZDJv2aRVCzYraYd7kBFjCVNaC87ckMXLckTXXfqyQ3dPNhvTbri/RS4/rZQOBvrQgVlXElrKPk8P6m4hferdoOqDEbH0fM96mqvXu2L5yiVHmPljPmsvd3KS4fDNIZqSLee1fHhq9DOQDZ10ulqA4NLZBvoBXiOfj6DQiicntuuiG+J4xBUaui47Xumrx+eIyw15dwT2Q/m8PnavZCM1dcQDq56U5xQ/n X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230031)(4636009)(39860400002)(136003)(346002)(396003)(376002)(230922051799003)(451199024)(1800799012)(186009)(64100799003)(82310400011)(46966006)(40470700004)(36840700001)(47076005)(6916009)(86362001)(31696002)(316002)(6512007)(478600001)(6486002)(40460700003)(40480700001)(6506007)(44832011)(81166007)(8936002)(8676002)(31686004)(36860700001)(26005)(336012)(6666004)(70586007)(70206006)(82740400003)(356005)(5660300002)(30864003)(41300700001)(2906002);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Jan 2024 11:20:01.3314 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b425b3c0-e0c8-4634-43f1-08dc15bbea52 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF0000019F.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GVXPR08MB8209 X-Spam-Status: No, score=-12.5 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_LOTSOFHASH,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,T_SCC_BODY_TEXT_LINE,UNPARSEABLE_RELAY,UPPERCASE_50_75 autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Add an aarch64_feature_set field to aarch64_sys_ins_reg, and use this for feature checks instead of testing against a list of operand codes. diff --git a/gas/config/tc-aarch64.c b/gas/config/tc-aarch64.c index 7eb732adbb6c85fdf4db7c4b14d0be5fafa370b6..db1a259a2bda668d9145357b43a5e44cba3950f2 100644 --- a/gas/config/tc-aarch64.c +++ b/gas/config/tc-aarch64.c @@ -4834,8 +4834,7 @@ parse_sys_reg (char **str, htab_t sys_regs, "name '%s'"), buf); if (!pstatefield_p && !aarch64_sys_ins_reg_supported_p (cpu_variant, o->name, - o->value, o->flags, - &o->features)) + o->flags, &o->features)) as_bad (_("selected processor does not support system register " "name '%s'"), buf); if (sysreg128_p && !aarch64_sys_reg_128bit_p (o->flags)) @@ -4880,7 +4879,7 @@ parse_sys_ins_reg (char **str, htab_t sys_ins_regs) return NULL; if (!aarch64_sys_ins_reg_supported_p (cpu_variant, - o->name, o->value, o->flags, 0)) + o->name, o->flags, &o->features)) as_bad (_("selected processor does not support system register " "name '%s'"), buf); if (aarch64_sys_reg_deprecated_p (o->flags)) diff --git a/include/opcode/aarch64.h b/include/opcode/aarch64.h index 83442982cc76c2e16e2b8ce1623ef78d3c9845f0..119f1e11f10e4aaa839300ff19b773b5dec0c130 100644 --- a/include/opcode/aarch64.h +++ b/include/opcode/aarch64.h @@ -1364,12 +1364,16 @@ typedef struct const char *name; uint32_t value; uint32_t flags ; + + /* A set of features, all of which are required for this system instruction to be + available. */ + aarch64_feature_set features; } aarch64_sys_ins_reg; extern bool aarch64_sys_ins_reg_has_xt (const aarch64_sys_ins_reg *); extern bool aarch64_sys_ins_reg_supported_p (const aarch64_feature_set, - const char *reg_name, aarch64_insn, + const char *reg_name, uint32_t, const aarch64_feature_set *); extern const aarch64_sys_ins_reg aarch64_sys_regs_ic []; diff --git a/opcodes/aarch64-opc.c b/opcodes/aarch64-opc.c index e3ad32f5a1e070fe1cc464e1c0df2b0f4347f45f..2296e48dc3d98c30debc37c9646102453f56376c 100644 --- a/opcodes/aarch64-opc.c +++ b/opcodes/aarch64-opc.c @@ -4775,219 +4775,219 @@ aarch64_pstatefield_supported_p (const aarch64_feature_set features, const aarch64_sys_ins_reg aarch64_sys_regs_ic[] = { - { "ialluis", CPENS(0,C7,C1,0), 0 }, - { "iallu", CPENS(0,C7,C5,0), 0 }, - { "ivau", CPENS (3, C7, C5, 1), F_HASXT }, - { 0, CPENS(0,0,0,0), 0 } + { "ialluis", CPENS(0,C7,C1,0), 0, AARCH64_NO_FEATURES }, + { "iallu", CPENS(0,C7,C5,0), 0, AARCH64_NO_FEATURES }, + { "ivau", CPENS (3, C7, C5, 1), F_HASXT, AARCH64_NO_FEATURES }, + { 0, CPENS(0,0,0,0), 0, AARCH64_NO_FEATURES } }; const aarch64_sys_ins_reg aarch64_sys_regs_dc[] = { - { "zva", CPENS (3, C7, C4, 1), F_HASXT }, - { "gva", CPENS (3, C7, C4, 3), F_HASXT | F_ARCHEXT }, - { "gzva", CPENS (3, C7, C4, 4), F_HASXT | F_ARCHEXT }, - { "ivac", CPENS (0, C7, C6, 1), F_HASXT }, - { "igvac", CPENS (0, C7, C6, 3), F_HASXT | F_ARCHEXT }, - { "igsw", CPENS (0, C7, C6, 4), F_HASXT | F_ARCHEXT }, - { "isw", CPENS (0, C7, C6, 2), F_HASXT }, - { "igdvac", CPENS (0, C7, C6, 5), F_HASXT | F_ARCHEXT }, - { "igdsw", CPENS (0, C7, C6, 6), F_HASXT | F_ARCHEXT }, - { "cvac", CPENS (3, C7, C10, 1), F_HASXT }, - { "cgvac", CPENS (3, C7, C10, 3), F_HASXT | F_ARCHEXT }, - { "cgdvac", CPENS (3, C7, C10, 5), F_HASXT | F_ARCHEXT }, - { "csw", CPENS (0, C7, C10, 2), F_HASXT }, - { "cgsw", CPENS (0, C7, C10, 4), F_HASXT | F_ARCHEXT }, - { "cgdsw", CPENS (0, C7, C10, 6), F_HASXT | F_ARCHEXT }, - { "cvau", CPENS (3, C7, C11, 1), F_HASXT }, - { "cvap", CPENS (3, C7, C12, 1), F_HASXT | F_ARCHEXT }, - { "cgvap", CPENS (3, C7, C12, 3), F_HASXT | F_ARCHEXT }, - { "cgdvap", CPENS (3, C7, C12, 5), F_HASXT | F_ARCHEXT }, - { "cvadp", CPENS (3, C7, C13, 1), F_HASXT | F_ARCHEXT }, - { "cgvadp", CPENS (3, C7, C13, 3), F_HASXT | F_ARCHEXT }, - { "cgdvadp", CPENS (3, C7, C13, 5), F_HASXT | F_ARCHEXT }, - { "civac", CPENS (3, C7, C14, 1), F_HASXT }, - { "cigvac", CPENS (3, C7, C14, 3), F_HASXT | F_ARCHEXT }, - { "cigdvac", CPENS (3, C7, C14, 5), F_HASXT | F_ARCHEXT }, - { "cisw", CPENS (0, C7, C14, 2), F_HASXT }, - { "cigsw", CPENS (0, C7, C14, 4), F_HASXT | F_ARCHEXT }, - { "cigdsw", CPENS (0, C7, C14, 6), F_HASXT | F_ARCHEXT }, - { "cipapa", CPENS (6, C7, C14, 1), F_HASXT }, - { "cigdpapa", CPENS (6, C7, C14, 5), F_HASXT }, - { 0, CPENS(0,0,0,0), 0 } + { "zva", CPENS (3, C7, C4, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "gva", CPENS (3, C7, C4, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "gzva", CPENS (3, C7, C4, 4), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "ivac", CPENS (0, C7, C6, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "igvac", CPENS (0, C7, C6, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "igsw", CPENS (0, C7, C6, 4), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "isw", CPENS (0, C7, C6, 2), F_HASXT, AARCH64_NO_FEATURES }, + { "igdvac", CPENS (0, C7, C6, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "igdsw", CPENS (0, C7, C6, 6), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "cvac", CPENS (3, C7, C10, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "cgvac", CPENS (3, C7, C10, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "cgdvac", CPENS (3, C7, C10, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "csw", CPENS (0, C7, C10, 2), F_HASXT, AARCH64_NO_FEATURES }, + { "cgsw", CPENS (0, C7, C10, 4), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "cgdsw", CPENS (0, C7, C10, 6), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "cvau", CPENS (3, C7, C11, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "cvap", CPENS (3, C7, C12, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_2A) }, + { "cgvap", CPENS (3, C7, C12, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "cgdvap", CPENS (3, C7, C12, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "cvadp", CPENS (3, C7, C13, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (CVADP) }, + { "cgvadp", CPENS (3, C7, C13, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "cgdvadp", CPENS (3, C7, C13, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "civac", CPENS (3, C7, C14, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "cigvac", CPENS (3, C7, C14, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "cigdvac", CPENS (3, C7, C14, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "cisw", CPENS (0, C7, C14, 2), F_HASXT, AARCH64_NO_FEATURES }, + { "cigsw", CPENS (0, C7, C14, 4), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "cigdsw", CPENS (0, C7, C14, 6), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (MEMTAG) }, + { "cipapa", CPENS (6, C7, C14, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "cigdpapa", CPENS (6, C7, C14, 5), F_HASXT, AARCH64_NO_FEATURES }, + { 0, CPENS(0,0,0,0), 0, AARCH64_NO_FEATURES } }; const aarch64_sys_ins_reg aarch64_sys_regs_at[] = { - { "s1e1r", CPENS (0, C7, C8, 0), F_HASXT }, - { "s1e1w", CPENS (0, C7, C8, 1), F_HASXT }, - { "s1e0r", CPENS (0, C7, C8, 2), F_HASXT }, - { "s1e0w", CPENS (0, C7, C8, 3), F_HASXT }, - { "s12e1r", CPENS (4, C7, C8, 4), F_HASXT }, - { "s12e1w", CPENS (4, C7, C8, 5), F_HASXT }, - { "s12e0r", CPENS (4, C7, C8, 6), F_HASXT }, - { "s12e0w", CPENS (4, C7, C8, 7), F_HASXT }, - { "s1e2r", CPENS (4, C7, C8, 0), F_HASXT }, - { "s1e2w", CPENS (4, C7, C8, 1), F_HASXT }, - { "s1e3r", CPENS (6, C7, C8, 0), F_HASXT }, - { "s1e3w", CPENS (6, C7, C8, 1), F_HASXT }, - { "s1e1rp", CPENS (0, C7, C9, 0), F_HASXT | F_ARCHEXT }, - { "s1e1wp", CPENS (0, C7, C9, 1), F_HASXT | F_ARCHEXT }, - { "s1e1a", CPENS (0, C7, C9, 2), F_HASXT | F_ARCHEXT }, - { "s1e2a", CPENS (4, C7, C9, 2), F_HASXT | F_ARCHEXT }, - { "s1e3a", CPENS (6, C7, C9, 2), F_HASXT | F_ARCHEXT }, - { 0, CPENS(0,0,0,0), 0 } + { "s1e1r", CPENS (0, C7, C8, 0), F_HASXT, AARCH64_NO_FEATURES }, + { "s1e1w", CPENS (0, C7, C8, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "s1e0r", CPENS (0, C7, C8, 2), F_HASXT, AARCH64_NO_FEATURES }, + { "s1e0w", CPENS (0, C7, C8, 3), F_HASXT, AARCH64_NO_FEATURES }, + { "s12e1r", CPENS (4, C7, C8, 4), F_HASXT, AARCH64_NO_FEATURES }, + { "s12e1w", CPENS (4, C7, C8, 5), F_HASXT, AARCH64_NO_FEATURES }, + { "s12e0r", CPENS (4, C7, C8, 6), F_HASXT, AARCH64_NO_FEATURES }, + { "s12e0w", CPENS (4, C7, C8, 7), F_HASXT, AARCH64_NO_FEATURES }, + { "s1e2r", CPENS (4, C7, C8, 0), F_HASXT, AARCH64_NO_FEATURES }, + { "s1e2w", CPENS (4, C7, C8, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "s1e3r", CPENS (6, C7, C8, 0), F_HASXT, AARCH64_NO_FEATURES }, + { "s1e3w", CPENS (6, C7, C8, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "s1e1rp", CPENS (0, C7, C9, 0), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_2A) }, + { "s1e1wp", CPENS (0, C7, C9, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_2A) }, + { "s1e1a", CPENS (0, C7, C9, 2), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (ATS1A) }, + { "s1e2a", CPENS (4, C7, C9, 2), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (ATS1A) }, + { "s1e3a", CPENS (6, C7, C9, 2), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (ATS1A) }, + { 0, CPENS(0,0,0,0), 0, AARCH64_NO_FEATURES } }; const aarch64_sys_ins_reg aarch64_sys_regs_tlbi[] = { - { "vmalle1", CPENS(0,C8,C7,0), 0 }, - { "vae1", CPENS (0, C8, C7, 1), F_HASXT }, - { "aside1", CPENS (0, C8, C7, 2), F_HASXT }, - { "vaae1", CPENS (0, C8, C7, 3), F_HASXT }, - { "vmalle1is", CPENS(0,C8,C3,0), 0 }, - { "vae1is", CPENS (0, C8, C3, 1), F_HASXT }, - { "aside1is", CPENS (0, C8, C3, 2), F_HASXT }, - { "vaae1is", CPENS (0, C8, C3, 3), F_HASXT }, - { "ipas2e1is", CPENS (4, C8, C0, 1), F_HASXT }, - { "ipas2le1is",CPENS (4, C8, C0, 5), F_HASXT }, - { "ipas2e1", CPENS (4, C8, C4, 1), F_HASXT }, - { "ipas2le1", CPENS (4, C8, C4, 5), F_HASXT }, - { "vae2", CPENS (4, C8, C7, 1), F_HASXT }, - { "vae2is", CPENS (4, C8, C3, 1), F_HASXT }, - { "vmalls12e1",CPENS(4,C8,C7,6), 0 }, - { "vmalls12e1is",CPENS(4,C8,C3,6), 0 }, - { "vae3", CPENS (6, C8, C7, 1), F_HASXT }, - { "vae3is", CPENS (6, C8, C3, 1), F_HASXT }, - { "alle2", CPENS(4,C8,C7,0), 0 }, - { "alle2is", CPENS(4,C8,C3,0), 0 }, - { "alle1", CPENS(4,C8,C7,4), 0 }, - { "alle1is", CPENS(4,C8,C3,4), 0 }, - { "alle3", CPENS(6,C8,C7,0), 0 }, - { "alle3is", CPENS(6,C8,C3,0), 0 }, - { "vale1is", CPENS (0, C8, C3, 5), F_HASXT }, - { "vale2is", CPENS (4, C8, C3, 5), F_HASXT }, - { "vale3is", CPENS (6, C8, C3, 5), F_HASXT }, - { "vaale1is", CPENS (0, C8, C3, 7), F_HASXT }, - { "vale1", CPENS (0, C8, C7, 5), F_HASXT }, - { "vale2", CPENS (4, C8, C7, 5), F_HASXT }, - { "vale3", CPENS (6, C8, C7, 5), F_HASXT }, - { "vaale1", CPENS (0, C8, C7, 7), F_HASXT }, - - { "vmalle1os", CPENS (0, C8, C1, 0), F_ARCHEXT }, - { "vae1os", CPENS (0, C8, C1, 1), F_HASXT | F_ARCHEXT }, - { "aside1os", CPENS (0, C8, C1, 2), F_HASXT | F_ARCHEXT }, - { "vaae1os", CPENS (0, C8, C1, 3), F_HASXT | F_ARCHEXT }, - { "vale1os", CPENS (0, C8, C1, 5), F_HASXT | F_ARCHEXT }, - { "vaale1os", CPENS (0, C8, C1, 7), F_HASXT | F_ARCHEXT }, - { "ipas2e1os", CPENS (4, C8, C4, 0), F_HASXT | F_ARCHEXT }, - { "ipas2le1os", CPENS (4, C8, C4, 4), F_HASXT | F_ARCHEXT }, - { "vae2os", CPENS (4, C8, C1, 1), F_HASXT | F_ARCHEXT }, - { "vale2os", CPENS (4, C8, C1, 5), F_HASXT | F_ARCHEXT }, - { "vmalls12e1os", CPENS (4, C8, C1, 6), F_ARCHEXT }, - { "vae3os", CPENS (6, C8, C1, 1), F_HASXT | F_ARCHEXT }, - { "vale3os", CPENS (6, C8, C1, 5), F_HASXT | F_ARCHEXT }, - { "alle2os", CPENS (4, C8, C1, 0), F_ARCHEXT }, - { "alle1os", CPENS (4, C8, C1, 4), F_ARCHEXT }, - { "alle3os", CPENS (6, C8, C1, 0), F_ARCHEXT }, - - { "rvae1", CPENS (0, C8, C6, 1), F_HASXT | F_ARCHEXT }, - { "rvaae1", CPENS (0, C8, C6, 3), F_HASXT | F_ARCHEXT }, - { "rvale1", CPENS (0, C8, C6, 5), F_HASXT | F_ARCHEXT }, - { "rvaale1", CPENS (0, C8, C6, 7), F_HASXT | F_ARCHEXT }, - { "rvae1is", CPENS (0, C8, C2, 1), F_HASXT | F_ARCHEXT }, - { "rvaae1is", CPENS (0, C8, C2, 3), F_HASXT | F_ARCHEXT }, - { "rvale1is", CPENS (0, C8, C2, 5), F_HASXT | F_ARCHEXT }, - { "rvaale1is", CPENS (0, C8, C2, 7), F_HASXT | F_ARCHEXT }, - { "rvae1os", CPENS (0, C8, C5, 1), F_HASXT | F_ARCHEXT }, - { "rvaae1os", CPENS (0, C8, C5, 3), F_HASXT | F_ARCHEXT }, - { "rvale1os", CPENS (0, C8, C5, 5), F_HASXT | F_ARCHEXT }, - { "rvaale1os", CPENS (0, C8, C5, 7), F_HASXT | F_ARCHEXT }, - { "ripas2e1is", CPENS (4, C8, C0, 2), F_HASXT | F_ARCHEXT }, - { "ripas2le1is",CPENS (4, C8, C0, 6), F_HASXT | F_ARCHEXT }, - { "ripas2e1", CPENS (4, C8, C4, 2), F_HASXT | F_ARCHEXT }, - { "ripas2le1", CPENS (4, C8, C4, 6), F_HASXT | F_ARCHEXT }, - { "ripas2e1os", CPENS (4, C8, C4, 3), F_HASXT | F_ARCHEXT }, - { "ripas2le1os",CPENS (4, C8, C4, 7), F_HASXT | F_ARCHEXT }, - { "rvae2", CPENS (4, C8, C6, 1), F_HASXT | F_ARCHEXT }, - { "rvale2", CPENS (4, C8, C6, 5), F_HASXT | F_ARCHEXT }, - { "rvae2is", CPENS (4, C8, C2, 1), F_HASXT | F_ARCHEXT }, - { "rvale2is", CPENS (4, C8, C2, 5), F_HASXT | F_ARCHEXT }, - { "rvae2os", CPENS (4, C8, C5, 1), F_HASXT | F_ARCHEXT }, - { "rvale2os", CPENS (4, C8, C5, 5), F_HASXT | F_ARCHEXT }, - { "rvae3", CPENS (6, C8, C6, 1), F_HASXT | F_ARCHEXT }, - { "rvale3", CPENS (6, C8, C6, 5), F_HASXT | F_ARCHEXT }, - { "rvae3is", CPENS (6, C8, C2, 1), F_HASXT | F_ARCHEXT }, - { "rvale3is", CPENS (6, C8, C2, 5), F_HASXT | F_ARCHEXT }, - { "rvae3os", CPENS (6, C8, C5, 1), F_HASXT | F_ARCHEXT }, - { "rvale3os", CPENS (6, C8, C5, 5), F_HASXT | F_ARCHEXT }, - - { "rpaos", CPENS (6, C8, C4, 3), F_HASXT }, - { "rpalos", CPENS (6, C8, C4, 7), F_HASXT }, - { "paallos", CPENS (6, C8, C1, 4), 0}, - { "paall", CPENS (6, C8, C7, 4), 0}, - - { "vae1osnxs", CPENS (0, C9, C1, 1), F_HASXT | F_ARCHEXT }, - { "vaae1osnxs", CPENS (0, C9, C1, 3), F_HASXT | F_ARCHEXT }, - { "vale1osnxs", CPENS (0, C9, C1, 5), F_HASXT | F_ARCHEXT }, - { "vaale1osnxs", CPENS (0, C9, C1, 7), F_HASXT | F_ARCHEXT }, - { "rvae1isnxs", CPENS (0, C9, C2, 1), F_HASXT | F_ARCHEXT }, - { "rvaae1isnxs", CPENS (0, C9, C2, 3), F_HASXT | F_ARCHEXT }, - { "rvale1isnxs", CPENS (0, C9, C2, 5), F_HASXT | F_ARCHEXT }, - { "rvaale1isnxs", CPENS (0, C9, C2, 7), F_HASXT | F_ARCHEXT }, - { "vae1isnxs", CPENS (0, C9, C3, 1), F_HASXT }, - { "vaae1isnxs", CPENS (0, C9, C3, 3), F_HASXT }, - { "vale1isnxs", CPENS (0, C9, C3, 5), F_HASXT }, - { "vaale1isnxs", CPENS (0, C9, C3, 7), F_HASXT }, - { "rvae1osnxs", CPENS (0, C9, C5, 1), F_HASXT | F_ARCHEXT }, - { "rvaae1osnxs", CPENS (0, C9, C5, 3), F_HASXT | F_ARCHEXT }, - { "rvale1osnxs", CPENS (0, C9, C5, 5), F_HASXT | F_ARCHEXT }, - { "rvaale1osnxs", CPENS (0, C9, C5, 7), F_HASXT | F_ARCHEXT }, - { "rvae1nxs", CPENS (0, C9, C6, 1), F_HASXT | F_ARCHEXT }, - { "rvaae1nxs", CPENS (0, C9, C6, 3), F_HASXT | F_ARCHEXT }, - { "rvale1nxs", CPENS (0, C9, C6, 5), F_HASXT | F_ARCHEXT }, - { "rvaale1nxs", CPENS (0, C9, C6, 7), F_HASXT | F_ARCHEXT }, - { "vae1nxs", CPENS (0, C9, C7, 1), F_HASXT }, - { "vaae1nxs", CPENS (0, C9, C7, 3), F_HASXT }, - { "vale1nxs", CPENS (0, C9, C7, 5), F_HASXT }, - { "vaale1nxs", CPENS (0, C9, C7, 7), F_HASXT }, - { "ipas2e1isnxs", CPENS (4, C9, C0, 1), F_HASXT }, - { "ripas2e1isnxs", CPENS (4, C9, C0, 2), F_HASXT | F_ARCHEXT }, - { "ipas2le1isnxs", CPENS (4, C9, C0, 5), F_HASXT }, - { "ripas2le1isnxs", CPENS (4, C9, C0, 6), F_HASXT | F_ARCHEXT }, - { "vae2osnxs", CPENS (4, C9, C1, 1), F_HASXT | F_ARCHEXT }, - { "vale2osnxs", CPENS (4, C9, C1, 5), F_HASXT | F_ARCHEXT }, - { "rvae2isnxs", CPENS (4, C9, C2, 1), F_HASXT | F_ARCHEXT }, - { "rvale2isnxs", CPENS (4, C9, C2, 5), F_HASXT | F_ARCHEXT }, - { "vae2isnxs", CPENS (4, C9, C3, 1), F_HASXT }, - { "vale2isnxs", CPENS (4, C9, C3, 5), F_HASXT }, - { "ipas2e1osnxs", CPENS (4, C9, C4, 0), F_HASXT | F_ARCHEXT }, - { "ipas2e1nxs", CPENS (4, C9, C4, 1), F_HASXT }, - { "ripas2e1nxs", CPENS (4, C9, C4, 2), F_HASXT | F_ARCHEXT }, - { "ripas2e1osnxs", CPENS (4, C9, C4, 3), F_HASXT | F_ARCHEXT }, - { "ipas2le1osnxs", CPENS (4, C9, C4, 4), F_HASXT | F_ARCHEXT }, - { "ipas2le1nxs", CPENS (4, C9, C4, 5), F_HASXT }, - { "ripas2le1nxs", CPENS (4, C9, C4, 6), F_HASXT | F_ARCHEXT }, - { "ripas2le1osnxs", CPENS (4, C9, C4, 7), F_HASXT | F_ARCHEXT }, - { "rvae2osnxs", CPENS (4, C9, C5, 1), F_HASXT | F_ARCHEXT }, - { "rvale2osnxs", CPENS (4, C9, C5, 5), F_HASXT | F_ARCHEXT }, - { "rvae2nxs", CPENS (4, C9, C6, 1), F_HASXT | F_ARCHEXT }, - { "rvale2nxs", CPENS (4, C9, C6, 5), F_HASXT | F_ARCHEXT }, - { "vae2nxs", CPENS (4, C9, C7, 1), F_HASXT }, - { "vale2nxs", CPENS (4, C9, C7, 5), F_HASXT }, - { "vae3osnxs", CPENS (6, C9, C1, 1), F_HASXT | F_ARCHEXT }, - { "vale3osnxs", CPENS (6, C9, C1, 5), F_HASXT | F_ARCHEXT }, - { "rvae3isnxs", CPENS (6, C9, C2, 1), F_HASXT | F_ARCHEXT }, - { "rvale3isnxs", CPENS (6, C9, C2, 5), F_HASXT | F_ARCHEXT }, - { "vae3isnxs", CPENS (6, C9, C3, 1), F_HASXT }, - { "vale3isnxs", CPENS (6, C9, C3, 5), F_HASXT }, - { "rvae3osnxs", CPENS (6, C9, C5, 1), F_HASXT | F_ARCHEXT }, - { "rvale3osnxs", CPENS (6, C9, C5, 5), F_HASXT | F_ARCHEXT }, - { "rvae3nxs", CPENS (6, C9, C6, 1), F_HASXT | F_ARCHEXT }, - { "rvale3nxs", CPENS (6, C9, C6, 5), F_HASXT | F_ARCHEXT }, - { "vae3nxs", CPENS (6, C9, C7, 1), F_HASXT }, - { "vale3nxs", CPENS (6, C9, C7, 5), F_HASXT }, - - { 0, CPENS(0,0,0,0), 0 } + { "vmalle1", CPENS(0,C8,C7,0), 0, AARCH64_NO_FEATURES }, + { "vae1", CPENS (0, C8, C7, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "aside1", CPENS (0, C8, C7, 2), F_HASXT, AARCH64_NO_FEATURES }, + { "vaae1", CPENS (0, C8, C7, 3), F_HASXT, AARCH64_NO_FEATURES }, + { "vmalle1is", CPENS(0,C8,C3,0), 0, AARCH64_NO_FEATURES }, + { "vae1is", CPENS (0, C8, C3, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "aside1is", CPENS (0, C8, C3, 2), F_HASXT, AARCH64_NO_FEATURES }, + { "vaae1is", CPENS (0, C8, C3, 3), F_HASXT, AARCH64_NO_FEATURES }, + { "ipas2e1is", CPENS (4, C8, C0, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "ipas2le1is",CPENS (4, C8, C0, 5), F_HASXT, AARCH64_NO_FEATURES }, + { "ipas2e1", CPENS (4, C8, C4, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "ipas2le1", CPENS (4, C8, C4, 5), F_HASXT, AARCH64_NO_FEATURES }, + { "vae2", CPENS (4, C8, C7, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "vae2is", CPENS (4, C8, C3, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "vmalls12e1",CPENS(4,C8,C7,6), 0, AARCH64_NO_FEATURES }, + { "vmalls12e1is",CPENS(4,C8,C3,6), 0, AARCH64_NO_FEATURES }, + { "vae3", CPENS (6, C8, C7, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "vae3is", CPENS (6, C8, C3, 1), F_HASXT, AARCH64_NO_FEATURES }, + { "alle2", CPENS(4,C8,C7,0), 0, AARCH64_NO_FEATURES }, + { "alle2is", CPENS(4,C8,C3,0), 0, AARCH64_NO_FEATURES }, + { "alle1", CPENS(4,C8,C7,4), 0, AARCH64_NO_FEATURES }, + { "alle1is", CPENS(4,C8,C3,4), 0, AARCH64_NO_FEATURES }, + { "alle3", CPENS(6,C8,C7,0), 0, AARCH64_NO_FEATURES }, + { "alle3is", CPENS(6,C8,C3,0), 0, AARCH64_NO_FEATURES }, + { "vale1is", CPENS (0, C8, C3, 5), F_HASXT, AARCH64_NO_FEATURES }, + { "vale2is", CPENS (4, C8, C3, 5), F_HASXT, AARCH64_NO_FEATURES }, + { "vale3is", CPENS (6, C8, C3, 5), F_HASXT, AARCH64_NO_FEATURES }, + { "vaale1is", CPENS (0, C8, C3, 7), F_HASXT, AARCH64_NO_FEATURES }, + { "vale1", CPENS (0, C8, C7, 5), F_HASXT, AARCH64_NO_FEATURES }, + { "vale2", CPENS (4, C8, C7, 5), F_HASXT, AARCH64_NO_FEATURES }, + { "vale3", CPENS (6, C8, C7, 5), F_HASXT, AARCH64_NO_FEATURES }, + { "vaale1", CPENS (0, C8, C7, 7), F_HASXT, AARCH64_NO_FEATURES }, + + { "vmalle1os", CPENS (0, C8, C1, 0), F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "vae1os", CPENS (0, C8, C1, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "aside1os", CPENS (0, C8, C1, 2), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "vaae1os", CPENS (0, C8, C1, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "vale1os", CPENS (0, C8, C1, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "vaale1os", CPENS (0, C8, C1, 7), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "ipas2e1os", CPENS (4, C8, C4, 0), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "ipas2le1os", CPENS (4, C8, C4, 4), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "vae2os", CPENS (4, C8, C1, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "vale2os", CPENS (4, C8, C1, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "vmalls12e1os", CPENS (4, C8, C1, 6), F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "vae3os", CPENS (6, C8, C1, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "vale3os", CPENS (6, C8, C1, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "alle2os", CPENS (4, C8, C1, 0), F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "alle1os", CPENS (4, C8, C1, 4), F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "alle3os", CPENS (6, C8, C1, 0), F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + + { "rvae1", CPENS (0, C8, C6, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvaae1", CPENS (0, C8, C6, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvale1", CPENS (0, C8, C6, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvaale1", CPENS (0, C8, C6, 7), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvae1is", CPENS (0, C8, C2, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvaae1is", CPENS (0, C8, C2, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvale1is", CPENS (0, C8, C2, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvaale1is", CPENS (0, C8, C2, 7), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvae1os", CPENS (0, C8, C5, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvaae1os", CPENS (0, C8, C5, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvale1os", CPENS (0, C8, C5, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvaale1os", CPENS (0, C8, C5, 7), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "ripas2e1is", CPENS (4, C8, C0, 2), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "ripas2le1is",CPENS (4, C8, C0, 6), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "ripas2e1", CPENS (4, C8, C4, 2), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "ripas2le1", CPENS (4, C8, C4, 6), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "ripas2e1os", CPENS (4, C8, C4, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "ripas2le1os",CPENS (4, C8, C4, 7), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvae2", CPENS (4, C8, C6, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvale2", CPENS (4, C8, C6, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvae2is", CPENS (4, C8, C2, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvale2is", CPENS (4, C8, C2, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvae2os", CPENS (4, C8, C5, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvale2os", CPENS (4, C8, C5, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvae3", CPENS (6, C8, C6, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvale3", CPENS (6, C8, C6, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvae3is", CPENS (6, C8, C2, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvale3is", CPENS (6, C8, C2, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvae3os", CPENS (6, C8, C5, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + { "rvale3os", CPENS (6, C8, C5, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (V8_4A) }, + + { "rpaos", CPENS (6, C8, C4, 3), F_HASXT, AARCH64_NO_FEATURES }, + { "rpalos", CPENS (6, C8, C4, 7), F_HASXT, AARCH64_NO_FEATURES }, + { "paallos", CPENS (6, C8, C1, 4), 0, AARCH64_NO_FEATURES }, + { "paall", CPENS (6, C8, C7, 4), 0, AARCH64_NO_FEATURES }, + + { "vae1osnxs", CPENS (0, C9, C1, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vaae1osnxs", CPENS (0, C9, C1, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vale1osnxs", CPENS (0, C9, C1, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vaale1osnxs", CPENS (0, C9, C1, 7), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvae1isnxs", CPENS (0, C9, C2, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvaae1isnxs", CPENS (0, C9, C2, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvale1isnxs", CPENS (0, C9, C2, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvaale1isnxs", CPENS (0, C9, C2, 7), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vae1isnxs", CPENS (0, C9, C3, 1), F_HASXT, AARCH64_FEATURE (XS) }, + { "vaae1isnxs", CPENS (0, C9, C3, 3), F_HASXT, AARCH64_FEATURE (XS) }, + { "vale1isnxs", CPENS (0, C9, C3, 5), F_HASXT, AARCH64_FEATURE (XS) }, + { "vaale1isnxs", CPENS (0, C9, C3, 7), F_HASXT, AARCH64_FEATURE (XS) }, + { "rvae1osnxs", CPENS (0, C9, C5, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvaae1osnxs", CPENS (0, C9, C5, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvale1osnxs", CPENS (0, C9, C5, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvaale1osnxs", CPENS (0, C9, C5, 7), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvae1nxs", CPENS (0, C9, C6, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvaae1nxs", CPENS (0, C9, C6, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvale1nxs", CPENS (0, C9, C6, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvaale1nxs", CPENS (0, C9, C6, 7), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vae1nxs", CPENS (0, C9, C7, 1), F_HASXT, AARCH64_FEATURE (XS) }, + { "vaae1nxs", CPENS (0, C9, C7, 3), F_HASXT, AARCH64_FEATURE (XS) }, + { "vale1nxs", CPENS (0, C9, C7, 5), F_HASXT, AARCH64_FEATURE (XS) }, + { "vaale1nxs", CPENS (0, C9, C7, 7), F_HASXT, AARCH64_FEATURE (XS) }, + { "ipas2e1isnxs", CPENS (4, C9, C0, 1), F_HASXT, AARCH64_FEATURE (XS) }, + { "ripas2e1isnxs", CPENS (4, C9, C0, 2), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "ipas2le1isnxs", CPENS (4, C9, C0, 5), F_HASXT, AARCH64_FEATURE (XS) }, + { "ripas2le1isnxs", CPENS (4, C9, C0, 6), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vae2osnxs", CPENS (4, C9, C1, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vale2osnxs", CPENS (4, C9, C1, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvae2isnxs", CPENS (4, C9, C2, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvale2isnxs", CPENS (4, C9, C2, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vae2isnxs", CPENS (4, C9, C3, 1), F_HASXT, AARCH64_FEATURE (XS) }, + { "vale2isnxs", CPENS (4, C9, C3, 5), F_HASXT, AARCH64_FEATURE (XS) }, + { "ipas2e1osnxs", CPENS (4, C9, C4, 0), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "ipas2e1nxs", CPENS (4, C9, C4, 1), F_HASXT, AARCH64_FEATURE (XS) }, + { "ripas2e1nxs", CPENS (4, C9, C4, 2), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "ripas2e1osnxs", CPENS (4, C9, C4, 3), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "ipas2le1osnxs", CPENS (4, C9, C4, 4), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "ipas2le1nxs", CPENS (4, C9, C4, 5), F_HASXT, AARCH64_FEATURE (XS) }, + { "ripas2le1nxs", CPENS (4, C9, C4, 6), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "ripas2le1osnxs", CPENS (4, C9, C4, 7), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvae2osnxs", CPENS (4, C9, C5, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvale2osnxs", CPENS (4, C9, C5, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvae2nxs", CPENS (4, C9, C6, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvale2nxs", CPENS (4, C9, C6, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vae2nxs", CPENS (4, C9, C7, 1), F_HASXT, AARCH64_FEATURE (XS) }, + { "vale2nxs", CPENS (4, C9, C7, 5), F_HASXT, AARCH64_FEATURE (XS) }, + { "vae3osnxs", CPENS (6, C9, C1, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vale3osnxs", CPENS (6, C9, C1, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvae3isnxs", CPENS (6, C9, C2, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvale3isnxs", CPENS (6, C9, C2, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vae3isnxs", CPENS (6, C9, C3, 1), F_HASXT, AARCH64_FEATURE (XS) }, + { "vale3isnxs", CPENS (6, C9, C3, 5), F_HASXT, AARCH64_FEATURE (XS) }, + { "rvae3osnxs", CPENS (6, C9, C5, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvale3osnxs", CPENS (6, C9, C5, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvae3nxs", CPENS (6, C9, C6, 1), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "rvale3nxs", CPENS (6, C9, C6, 5), F_HASXT | F_ARCHEXT, AARCH64_FEATURE (XS) }, + { "vae3nxs", CPENS (6, C9, C7, 1), F_HASXT, AARCH64_FEATURE (XS) }, + { "vale3nxs", CPENS (6, C9, C7, 5), F_HASXT, AARCH64_FEATURE (XS) }, + + { 0, CPENS(0,0,0,0), 0, AARCH64_NO_FEATURES } }; const aarch64_sys_ins_reg aarch64_sys_regs_sr[] = @@ -4996,9 +4996,8 @@ const aarch64_sys_ins_reg aarch64_sys_regs_sr[] = (op2) based on the instruction in which it is used (cfp/dvp/cpp). Thus op2 is masked out and instead encoded directly in the aarch64_opcode_table entries for the respective instructions. */ - { "rctx", CPENS(3,C7,C3,0), F_HASXT | F_ARCHEXT | F_REG_WRITE}, /* WO */ - - { 0, CPENS(0,0,0,0), 0 } + { "rctx", CPENS(3,C7,C3,0), F_HASXT | F_ARCHEXT | F_REG_WRITE, AARCH64_FEATURE (PREDRES) }, /* WO */ + { 0, CPENS(0,0,0,0), 0, AARCH64_NO_FEATURES } }; bool @@ -5010,7 +5009,6 @@ aarch64_sys_ins_reg_has_xt (const aarch64_sys_ins_reg *sys_ins_reg) extern bool aarch64_sys_ins_reg_supported_p (const aarch64_feature_set features, const char *reg_name, - aarch64_insn reg_value, uint32_t reg_flags, const aarch64_feature_set *reg_features) { @@ -5025,178 +5023,7 @@ aarch64_sys_ins_reg_supported_p (const aarch64_feature_set features, if (!(reg_flags & F_ARCHEXT)) return true; - if (reg_features - && AARCH64_CPU_HAS_ALL_FEATURES (features, *reg_features)) - return true; - - /* ARMv8.4 TLB instructions. */ - if ((reg_value == CPENS (0, C8, C1, 0) - || reg_value == CPENS (0, C8, C1, 1) - || reg_value == CPENS (0, C8, C1, 2) - || reg_value == CPENS (0, C8, C1, 3) - || reg_value == CPENS (0, C8, C1, 5) - || reg_value == CPENS (0, C8, C1, 7) - || reg_value == CPENS (4, C8, C4, 0) - || reg_value == CPENS (4, C8, C4, 4) - || reg_value == CPENS (4, C8, C1, 1) - || reg_value == CPENS (4, C8, C1, 5) - || reg_value == CPENS (4, C8, C1, 6) - || reg_value == CPENS (6, C8, C1, 1) - || reg_value == CPENS (6, C8, C1, 5) - || reg_value == CPENS (4, C8, C1, 0) - || reg_value == CPENS (4, C8, C1, 4) - || reg_value == CPENS (6, C8, C1, 0) - || reg_value == CPENS (0, C8, C6, 1) - || reg_value == CPENS (0, C8, C6, 3) - || reg_value == CPENS (0, C8, C6, 5) - || reg_value == CPENS (0, C8, C6, 7) - || reg_value == CPENS (0, C8, C2, 1) - || reg_value == CPENS (0, C8, C2, 3) - || reg_value == CPENS (0, C8, C2, 5) - || reg_value == CPENS (0, C8, C2, 7) - || reg_value == CPENS (0, C8, C5, 1) - || reg_value == CPENS (0, C8, C5, 3) - || reg_value == CPENS (0, C8, C5, 5) - || reg_value == CPENS (0, C8, C5, 7) - || reg_value == CPENS (4, C8, C0, 2) - || reg_value == CPENS (4, C8, C0, 6) - || reg_value == CPENS (4, C8, C4, 2) - || reg_value == CPENS (4, C8, C4, 6) - || reg_value == CPENS (4, C8, C4, 3) - || reg_value == CPENS (4, C8, C4, 7) - || reg_value == CPENS (4, C8, C6, 1) - || reg_value == CPENS (4, C8, C6, 5) - || reg_value == CPENS (4, C8, C2, 1) - || reg_value == CPENS (4, C8, C2, 5) - || reg_value == CPENS (4, C8, C5, 1) - || reg_value == CPENS (4, C8, C5, 5) - || reg_value == CPENS (6, C8, C6, 1) - || reg_value == CPENS (6, C8, C6, 5) - || reg_value == CPENS (6, C8, C2, 1) - || reg_value == CPENS (6, C8, C2, 5) - || reg_value == CPENS (6, C8, C5, 1) - || reg_value == CPENS (6, C8, C5, 5)) - && AARCH64_CPU_HAS_FEATURE (features, V8_4A)) - return true; - - /* DC CVAP. Values are from aarch64_sys_regs_dc. */ - if (reg_value == CPENS (3, C7, C12, 1) - && AARCH64_CPU_HAS_FEATURE (features, V8_2A)) - return true; - - /* DC CVADP. Values are from aarch64_sys_regs_dc. */ - if (reg_value == CPENS (3, C7, C13, 1) - && AARCH64_CPU_HAS_FEATURE (features, CVADP)) - return true; - - /* DC for ARMv8.5-A Memory Tagging Extension. */ - if ((reg_value == CPENS (0, C7, C6, 3) - || reg_value == CPENS (0, C7, C6, 4) - || reg_value == CPENS (0, C7, C10, 4) - || reg_value == CPENS (0, C7, C14, 4) - || reg_value == CPENS (3, C7, C10, 3) - || reg_value == CPENS (3, C7, C12, 3) - || reg_value == CPENS (3, C7, C13, 3) - || reg_value == CPENS (3, C7, C14, 3) - || reg_value == CPENS (3, C7, C4, 3) - || reg_value == CPENS (0, C7, C6, 5) - || reg_value == CPENS (0, C7, C6, 6) - || reg_value == CPENS (0, C7, C10, 6) - || reg_value == CPENS (0, C7, C14, 6) - || reg_value == CPENS (3, C7, C10, 5) - || reg_value == CPENS (3, C7, C12, 5) - || reg_value == CPENS (3, C7, C13, 5) - || reg_value == CPENS (3, C7, C14, 5) - || reg_value == CPENS (3, C7, C4, 4)) - && AARCH64_CPU_HAS_FEATURE (features, MEMTAG)) - return true; - - if ((reg_value == CPENS (0, C9, C1, 1) - || reg_value == CPENS (0, C9, C1, 3) - || reg_value == CPENS (0, C9, C1, 5) - || reg_value == CPENS (0, C9, C1, 7) - || reg_value == CPENS (0, C9, C2, 1) - || reg_value == CPENS (0, C9, C2, 3) - || reg_value == CPENS (0, C9, C2, 5) - || reg_value == CPENS (0, C9, C2, 7) - || reg_value == CPENS (0, C9, C3, 1) - || reg_value == CPENS (0, C9, C3, 3) - || reg_value == CPENS (0, C9, C3, 5) - || reg_value == CPENS (0, C9, C3, 7) - || reg_value == CPENS (0, C9, C5, 1) - || reg_value == CPENS (0, C9, C5, 3) - || reg_value == CPENS (0, C9, C5, 5) - || reg_value == CPENS (0, C9, C5, 7) - || reg_value == CPENS (0, C9, C6, 1) - || reg_value == CPENS (0, C9, C6, 3) - || reg_value == CPENS (0, C9, C6, 5) - || reg_value == CPENS (0, C9, C6, 7) - || reg_value == CPENS (0, C9, C7, 1) - || reg_value == CPENS (0, C9, C7, 3) - || reg_value == CPENS (0, C9, C7, 5) - || reg_value == CPENS (0, C9, C7, 7) - || reg_value == CPENS (4, C9, C0, 1) - || reg_value == CPENS (4, C9, C0, 2) - || reg_value == CPENS (4, C9, C0, 5) - || reg_value == CPENS (4, C9, C0, 6) - || reg_value == CPENS (4, C9, C1, 1) - || reg_value == CPENS (4, C9, C1, 5) - || reg_value == CPENS (4, C9, C2, 1) - || reg_value == CPENS (4, C9, C2, 5) - || reg_value == CPENS (4, C9, C3, 1) - || reg_value == CPENS (4, C9, C3, 5) - || reg_value == CPENS (4, C9, C4, 0) - || reg_value == CPENS (4, C9, C4, 1) - || reg_value == CPENS (4, C9, C4, 2) - || reg_value == CPENS (4, C9, C4, 3) - || reg_value == CPENS (4, C9, C4, 4) - || reg_value == CPENS (4, C9, C4, 5) - || reg_value == CPENS (4, C9, C4, 6) - || reg_value == CPENS (4, C9, C4, 7) - || reg_value == CPENS (4, C9, C5, 1) - || reg_value == CPENS (4, C9, C5, 5) - || reg_value == CPENS (4, C9, C6, 1) - || reg_value == CPENS (4, C9, C6, 5) - || reg_value == CPENS (4, C9, C7, 1) - || reg_value == CPENS (4, C9, C7, 5) - || reg_value == CPENS (6, C9, C1, 1) - || reg_value == CPENS (6, C9, C1, 5) - || reg_value == CPENS (6, C9, C2, 1) - || reg_value == CPENS (6, C9, C2, 5) - || reg_value == CPENS (6, C9, C3, 1) - || reg_value == CPENS (6, C9, C3, 5) - || reg_value == CPENS (6, C9, C5, 1) - || reg_value == CPENS (6, C9, C5, 5) - || reg_value == CPENS (6, C9, C6, 1) - || reg_value == CPENS (6, C9, C6, 5) - || reg_value == CPENS (6, C9, C7, 1) - || reg_value == CPENS (6, C9, C7, 5)) - && AARCH64_CPU_HAS_FEATURE (features, XS)) - return true; - - /* AT S1E1RP, AT S1E1WP. Values are from aarch64_sys_regs_at. */ - if ((reg_value == CPENS (0, C7, C9, 0) - || reg_value == CPENS (0, C7, C9, 1)) - && AARCH64_CPU_HAS_FEATURE (features, V8_2A)) - return true; - - /* CFP/DVP/CPP RCTX : Value are from aarch64_sys_regs_sr. */ - if (reg_value == CPENS (3, C7, C3, 0) - && AARCH64_CPU_HAS_FEATURE (features, PREDRES)) - return true; - - if ((reg_value == CPENC (3,0,13,0,3) - || reg_value == CPENC (3,0,13,0,6)) - && AARCH64_CPU_HAS_FEATURE (features, THE)) - return true; - - if ((reg_value == CPENS (0, C7, C9, 2) - || reg_value == CPENS (4, C7, C9, 2) - || reg_value == CPENS (6, C7, C9, 2)) - && AARCH64_CPU_HAS_FEATURE (features, ATS1A)) - return true; - - return false; + return AARCH64_CPU_HAS_ALL_FEATURES (features, *reg_features); } #undef C0