From: "Richard Earnshaw (lists)" <Richard.Earnshaw@arm.com>
To: Matthieu Longo <matthieu.longo@arm.com>,
"binutils@sourceware.org" <binutils@sourceware.org>
Cc: Nick Clifton <nickc@redhat.com>
Subject: Re: [PATCH][Binutils] aarch64: add SPMU system registers missed in f01ae0392ed
Date: Fri, 14 Jun 2024 15:18:44 +0100 [thread overview]
Message-ID: <b2500ad8-ff96-46c9-89c4-db63d785ad95@arm.com> (raw)
In-Reply-To: <2a376ff9-635e-47be-960c-c246b721065a@arm.com>
On 31/05/2024 15:10, Matthieu Longo wrote:
> This patch adds SPMU system registers missed in f01ae0392ed.
>
> ~SPMACCESSR_EL1: System Performance Monitors Access Register (EL1) (already added in f01ae0392ed)~
> SPMACCESSR_EL2: System Performance Monitors Access Register (EL2)
> SPMACCESSR_EL3: System Performance Monitors Access Register (EL3)
> SPMCFGR_EL1: System Performance Monitors Configuration Register
> SPMCGCR<n>_EL1: System PMU Counter Group Configuration Register <n>
> SPMCNTENCLR_EL0: System Performance Monitors Count Enable Clear Register
> SPMCNTENSET_EL0: System Performance Monitors Count Enable Set Register
> ~SPMCR_EL0: System Performance Monitor Control Register (already added in f01ae0392ed)~
> ~SPMDEVAFF_EL1: System Performance Monitors Device Affinity Register (already added in f01ae0392ed)~
> SPMDEVARCH_EL1: System Performance Monitors Device Architecture Register
> SPMEVCNTR<n>_EL0: System Performance Monitors Event Count Register
> SPMEVFILT2R<n>_EL0: System Performance Monitors Event Filter Control Register 2
> SPMEVFILTR<n>_EL0: System Performance Monitors Event Filter Control Register
> SPMEVTYPER<n>_EL0: System Performance Monitors Event Type Register
> SPMIIDR_EL1: System PMU Implementation Identification Register
> SPMINTENCLR_EL1: System Performance Monitors Interrupt Enable Clear Register
> ~SPMINTENSET_EL1: System Performance Monitors Interrupt Enable Set Register (already added in f01ae0392ed)~
> SPMOVSCLR_EL0: System Performance Monitors Overflow Flag Status Clear Register
> SPMOVSSET_EL0: System Performance Monitors Overflow Flag Status Set Register
> SPMROOTCR_EL3: System Performance Monitors Root and Realm Control Register
> SPMSCR_EL1: System Performance Monitors Secure Control Register
>
> The SPMU patch also adds relevant tests.
> Regression tested on aarch64-none-elf, and no regression found.
>
> Ok for binutils-master? I don't have commit access so I need someone to commit on my behalf.
>
> Regards,
> Matthieu.
Thanks, pushed.
R.
prev parent reply other threads:[~2024-06-14 14:18 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-05-31 14:10 Matthieu Longo
2024-06-14 14:18 ` Richard Earnshaw (lists) [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b2500ad8-ff96-46c9-89c4-db63d785ad95@arm.com \
--to=richard.earnshaw@arm.com \
--cc=binutils@sourceware.org \
--cc=matthieu.longo@arm.com \
--cc=nickc@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).