From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 16442 invoked by alias); 5 Aug 2010 08:23:18 -0000 Received: (qmail 16412 invoked by uid 22791); 5 Aug 2010 08:23:14 -0000 X-SWARE-Spam-Status: No, hits=-1.0 required=5.0 tests=AWL,BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FROM,RCVD_IN_DNSWL_NONE,T_TO_NO_BRKTS_FREEMAIL X-Spam-Check-By: sourceware.org Received: from mail-gw0-f47.google.com (HELO mail-gw0-f47.google.com) (74.125.83.47) by sourceware.org (qpsmtpd/0.43rc1) with ESMTP; Thu, 05 Aug 2010 08:23:09 +0000 Received: by gwb15 with SMTP id 15so2608277gwb.20 for ; Thu, 05 Aug 2010 01:23:07 -0700 (PDT) MIME-Version: 1.0 Received: by 10.151.132.13 with SMTP id j13mr11878115ybn.22.1280996587257; Thu, 05 Aug 2010 01:23:07 -0700 (PDT) Received: by 10.42.9.91 with HTTP; Thu, 5 Aug 2010 01:23:07 -0700 (PDT) Date: Thu, 05 Aug 2010 12:36:00 -0000 Message-ID: Subject: dni format description From: Petronela Agache To: cgen@sourceware.org, cgen@sources.redhat.com Content-Type: text/plain; charset=ISO-8859-1 Mailing-List: contact cgen-help@sourceware.org; run by ezmlm Precedence: bulk List-Id: List-Subscribe: List-Archive: List-Post: List-Help: , Sender: cgen-owner@sourceware.org X-SW-Source: 2010-q3/txt/msg00003.txt.bz2 Message-ID: <20100805123600.8YlF2d_Fo0vtwOCOFynY7rvAWo-go3mgCTF_bRuDK7w@z> Hello, My name is Petronela, i would like to get more info about the format field from pmacros. For example the following insn is used in m32r.cpu: (dni addx "addx" ((PIPE OS) (IDOC ALU)) "addx $dr,$sr" (+ OP1_0 OP2_9 dr sr) (parallel () (set dr (addc dr sr condbit)) (set condbit (add-cflag dr sr condbit))) () ) What (+ OP1_0 OP2_9 dr sr) means ? OP1_* and OP2_* are defined in the following way: (define-normal-insn-enum insn-op1 "insn format enums" () OP1_ f-op1 ("0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15") ) (define-normal-insn-enum insn-op2 "op2 enums" () OP2_ f-op2 ("0" "1" "2" "3" "4" "5" "6" "7" "8" "9" "10" "11" "12" "13" "14" "15") ) My understanding is that destination register is always R0 and source register is always R9 for this type of insn. Is this correct ? Does this not restrict the hardware usage ? Since this insn can be executed on all R* registers. Thank you