From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-qv1-xf34.google.com (mail-qv1-xf34.google.com [IPv6:2607:f8b0:4864:20::f34]) by sourceware.org (Postfix) with ESMTPS id 94E5F385B833 for ; Mon, 23 Mar 2020 21:44:38 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.3.2 sourceware.org 94E5F385B833 Received: by mail-qv1-xf34.google.com with SMTP id z13so8157187qvw.3 for ; Mon, 23 Mar 2020 14:44:38 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:from:date:message-id:subject:to; bh=19KXu5GpefBFr2hxuDFXlbPUv6bQgdK4g+sNJqa7bqY=; b=onyDJPzHv8J7oeAeHEhzwGbHb14GC2zrQhXlgWWtqrQ4IQrxpNgBZLAHD9VeCzibM5 S7VDO5TyuKGK98jLyBRLiVl9wTLD7py5ChOSoUDssCP3N8hb80KlYrwbs5KbZw74WnAr MSM59V4yri8/ZxY+uAf38SP6SLRmhAiFBO/OE0JXnk8SqcNpRJU35qKailUwH5OWJK7w igsFqC+ZyX33sItaNhGhGbBQXiJBl68CvtSf72jB98nJmleyN+vBm9Dis8mp4fE6/JJf UJqhj+vbYTBnFK55how+0F7Bk3eIJ1LKESk0jaDF5gL4zgNr8EIG84IQfD9wGEGToD8M 2q5A== X-Gm-Message-State: ANhLgQ0kliMIKiARER3p10O2dzfRciTfB2T99mXpa6jsRF72ICKzmZgz eGshuU3auv0KzJ+pKYGIF4Oo7Em5QoQoOv+YAD35sGWa X-Google-Smtp-Source: ADFU+vvtsSj/4Reo/8EpYOWNUMSb+yelXKmjMcQIZV2jQ+qiN6ExfqWWXbKkiakK71f/qpC7eZ8U57QCyFim3YtufF4= X-Received: by 2002:a05:6214:1414:: with SMTP id n20mr22918448qvx.160.1584999878035; Mon, 23 Mar 2020 14:44:38 -0700 (PDT) MIME-Version: 1.0 From: Sergey Belyashov Date: Tue, 24 Mar 2020 00:44:27 +0300 Message-ID: Subject: Writing .cpu file for Z80 To: cgen@sourceware.org X-Spam-Status: No, score=-1.6 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FREEMAIL_FROM, HTML_MESSAGE, KAM_NUMSUBJECT, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=no autolearn_force=no version=3.4.2 X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on server2.sourceware.org Content-Type: text/plain; charset="UTF-8" X-Content-Filtered-By: Mailman/MimeDel 2.1.29 X-BeenThere: cgen@sourceware.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Cgen mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 23 Mar 2020 21:44:40 -0000 Hi, I trying to write .cpu file for Z80. Now I stopped in place, how to implement multibyte opcodes. Z80 instructions may have size from one byte to four bytes: [|] <0xED> [|] <0xCB> <0xDD/0xFD> <0xCB> <0xDD/0xFD> [||] <0xDD/0xFD> First format is implemented, now I try second one. Starting from simple instruction RETN (ED 45): (dnf f-0 "whole byte 0" ((MACH z80) all-isas) 7 8) (dnf f-1 "whole byte 1" ((MACH z80) all-isas) 15 8) (dni retn "return from NMI handler" (all-isas UNCOND-CTI) "retn" (+ (f-0 #xED) (f-1 #x45)) () ()) But disassembler do not disassemble 0xED 0x45 sequence. I try declare opcode as one 16-bit field, but CGEN fails: > Error: Instruction has opcode bits outside of its mask. > This usually means some kind of error in the instruction's ifield list. > base mask: 0xffff, base value: 0xed45 > field list: (f-xx 15 16) What I'm doing wrong? whole .cpu file is available here: https://github.com/b-s-a/binutils-gdb/tree/z80-cgen/cpu Best regards, Sergey Belyashov