public inbox for ecos-bugs@sourceware.org
help / color / mirror / Atom feed
* [Bug 1001117] New: Cortex-M architecture fixes.
@ 2011-01-15 20:42 bugzilla-daemon
  2011-01-16  8:54 ` [Bug 1001117] " bugzilla-daemon
                   ` (8 more replies)
  0 siblings, 9 replies; 14+ messages in thread
From: bugzilla-daemon @ 2011-01-15 20:42 UTC (permalink / raw)
  To: unassigned

Please do not reply to this email. Use the web interface provided at:
http://bugs.ecos.sourceware.org/show_bug.cgi?id=1001117

           Summary: Cortex-M architecture fixes.
           Product: eCos
           Version: CVS
          Platform: Other (please specify)
        OS/Version: Cortex-M
            Status: UNCONFIRMED
          Severity: enhancement
          Priority: low
         Component: HAL
        AssignedTo: unassigned@bugs.ecos.sourceware.org
        ReportedBy: ilijak@siva.com.mk
                CC: ecos-bugs@ecos.sourceware.org
             Class: Advice Request


Created an attachment (id=1083)
 --> (http://bugs.ecos.sourceware.org/attachment.cgi?id=1083)
VTOR and SysTick fixes for override.

In current Cortex-M architecture port some macros are defined in architecture
headers without possibility for overriding by variant and/or platform.

1. Vector Table Offset Register - VTOR

CYGARC_REG_NVIC_VTOR_TBLBASE_SRAM places VTOR at beginning of SRAM 0x20000000
following ARM guides. However, already there are devices with no memoru at this
address such as LPC17XX BUG #1001114

Solution: Conditional define of CYGARC_REG_NVIC_VTOR_TBLBASE_SRAM that allows
for override.

2. SysTick

SysTick setting uses exclusively external clock. Definition ext. vs int. seem
to be the chip vendor/designer "prerogative" so we need flexibility.
Also the definitions of CYGARC_REG_SYSTICK_CSR_CLK_EXT and
CYGARC_REG_SYSTICK_CSR_CLK_INT seem too complicated.

Solution: New macro CYGARC_REG_SYSTICK_CSR_CLK_SRC and CDL for SysTick clock
source selection. CYGARC_REG_SYSTICK_CSR_CLK_EXT and
CYGARC_REG_SYSTICK_CSR_CLK_INT defines made explicit.

-- 
Configure bugmail: http://bugs.ecos.sourceware.org/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are the assignee for the bug.


^ permalink raw reply	[flat|nested] 14+ messages in thread
* [Bug 1001117] New: Cortex-M architecture fixes.
@ 2011-01-15 20:42 bugzilla-daemon
  2011-01-16  8:54 ` [Bug 1001117] " bugzilla-daemon
                   ` (3 more replies)
  0 siblings, 4 replies; 14+ messages in thread
From: bugzilla-daemon @ 2011-01-15 20:42 UTC (permalink / raw)
  To: ecos-bugs

Please do not reply to this email. Use the web interface provided at:
http://bugs.ecos.sourceware.org/show_bug.cgi?id=1001117

           Summary: Cortex-M architecture fixes.
           Product: eCos
           Version: CVS
          Platform: Other (please specify)
        OS/Version: Cortex-M
            Status: UNCONFIRMED
          Severity: enhancement
          Priority: low
         Component: HAL
        AssignedTo: unassigned@bugs.ecos.sourceware.org
        ReportedBy: ilijak@siva.com.mk
                CC: ecos-bugs@ecos.sourceware.org
             Class: Advice Request


Created an attachment (id=1083)
 --> (http://bugs.ecos.sourceware.org/attachment.cgi?id=1083)
VTOR and SysTick fixes for override.

In current Cortex-M architecture port some macros are defined in architecture
headers without possibility for overriding by variant and/or platform.

1. Vector Table Offset Register - VTOR

CYGARC_REG_NVIC_VTOR_TBLBASE_SRAM places VTOR at beginning of SRAM 0x20000000
following ARM guides. However, already there are devices with no memoru at this
address such as LPC17XX BUG #1001114

Solution: Conditional define of CYGARC_REG_NVIC_VTOR_TBLBASE_SRAM that allows
for override.

2. SysTick

SysTick setting uses exclusively external clock. Definition ext. vs int. seem
to be the chip vendor/designer "prerogative" so we need flexibility.
Also the definitions of CYGARC_REG_SYSTICK_CSR_CLK_EXT and
CYGARC_REG_SYSTICK_CSR_CLK_INT seem too complicated.

Solution: New macro CYGARC_REG_SYSTICK_CSR_CLK_SRC and CDL for SysTick clock
source selection. CYGARC_REG_SYSTICK_CSR_CLK_EXT and
CYGARC_REG_SYSTICK_CSR_CLK_INT defines made explicit.

-- 
Configure bugmail: http://bugs.ecos.sourceware.org/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are on the CC list for the bug.


^ permalink raw reply	[flat|nested] 14+ messages in thread
end of thread, other threads:[~2011-01-19 19:02 UTC | newest]

Thread overview: 14+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2011-01-15 20:42 [Bug 1001117] New: Cortex-M architecture fixes bugzilla-daemon
2011-01-16  8:54 ` [Bug 1001117] " bugzilla-daemon
2011-01-16 10:21 ` bugzilla-daemon
2011-01-16 14:06 ` bugzilla-daemon
2011-01-16 14:15 ` bugzilla-daemon
2011-01-17  8:30 ` [Bug 1001117] Cortex-M arch. Provision for overriding of VTOR setting bugzilla-daemon
2011-01-17 21:32 ` bugzilla-daemon
2011-01-18  2:00 ` bugzilla-daemon
2011-01-19 19:00 ` bugzilla-daemon
2011-01-19 19:02 ` bugzilla-daemon
  -- strict thread matches above, loose matches on Subject: below --
2011-01-15 20:42 [Bug 1001117] New: Cortex-M architecture fixes bugzilla-daemon
2011-01-16  8:54 ` [Bug 1001117] " bugzilla-daemon
2011-01-16 10:21 ` bugzilla-daemon
2011-01-16 14:06 ` bugzilla-daemon
2011-01-16 14:15 ` bugzilla-daemon

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).