From mboxrd@z Thu Jan 1 00:00:00 1970 From: Mark Salter To: MynamVS@nsc-msg01.network.com Cc: ecos-discuss@sources.redhat.com Subject: Re: [ECOS] sdram scrubbing and MMU enabling. Date: Fri, 03 Aug 2001 10:08:00 -0000 Message-id: <200108031708.f73H84C01109@deneb.localdomain> References: X-SW-Source: 2001-08/msg00135.html >>>>> Mynampati, Venkata S writes: >> >>>>> Mynampati, Venkata S writes: >> >> > Hi >> > in hal_platform_setup.h ( iq80310/include), i noticed that we are >> > enabling MMU and then scrubbing sdram starting from >> RAM_BASE i.e A0000000. >> > Now, my doubt is: >> > since we have mapped the first 4K of RAM to flash, >> > [ mmu_table_rambase: >> > // Map 4k page at 0xa0000000 virt --> >> 0x00000000 physical >> > // Read-Write, cacheable, non-bufferable ] >> > does that mean writing a 0x00 to a0000000 is same as >> writing to flash? >> > Am i missing something here? >> >> No, its a problem. It came up this week on the ARM linux >> kernel mailing list. >> I'm working on a fix. >> >> --Mark >> > what i am doing is scrubbing and then enabling mmu. I was told by the hw designer that that would not work. Scrubbing needs to occur with the dcache/ECC turned on which means the MMU must be on. There is also a related problem where the first 1MB of SDRAM does not have ECC turned on. Since the board is populated with ECC RAM, its likely that single bit errors will occur and go undetected. --Mark