public inbox for ecos-discuss@sourceware.org
 help / color / mirror / Atom feed
* [ECOS] problems with rltk8139 driver
@ 2004-08-23 14:41 jerzy dyrda
  2004-08-24  7:52 ` Andrew Lunn
  0 siblings, 1 reply; 2+ messages in thread
From: jerzy dyrda @ 2004-08-23 14:41 UTC (permalink / raw)
  To: ecos-discuss

Hi all,
I've a custom board based on XScale IXP425. I'm in the process of porting 
rltk8139 driver on this board. Sending data are ok ( I use ethereal to 
check), but  receive fail. In receive buffer (rltk8139_eth0_rx_ring) miss a 
few data -about first 20 bytes. In this data should be a receive packet 
header, because it is zero driver doesn't receive more. Rltk8139_eth0_rx_ring 
is allocated in cached memory but all reading are done by uncached memory 
(MMU translate address). I  check up on either memory region - it's the same. 
I think this is not a  problem of memory coherency ( I use 
HAL_DCACHE_INVALIDATE macro and result is the same). It seems to me that chip 
doesn't copy all datas. 

-- 
Before posting, please read the FAQ: http://ecos.sourceware.org/fom/ecos
and search the list archive: http://ecos.sourceware.org/ml/ecos-discuss

^ permalink raw reply	[flat|nested] 2+ messages in thread

* Re: [ECOS] problems with rltk8139 driver
  2004-08-23 14:41 [ECOS] problems with rltk8139 driver jerzy dyrda
@ 2004-08-24  7:52 ` Andrew Lunn
  0 siblings, 0 replies; 2+ messages in thread
From: Andrew Lunn @ 2004-08-24  7:52 UTC (permalink / raw)
  To: jerzy dyrda; +Cc: ecos-discuss

On Mon, Aug 23, 2004 at 04:41:46PM +0200, jerzy dyrda wrote:
> Hi all,

> I've a custom board based on XScale IXP425. I'm in the process of
> porting rltk8139 driver on this board. Sending data are ok ( I use
> ethereal to check), but receive fail. In receive buffer
> (rltk8139_eth0_rx_ring) miss a few data -about first 20 bytes. In
> this data should be a receive packet header, because it is zero
> driver doesn't receive more. Rltk8139_eth0_rx_ring is allocated in
> cached memory but all reading are done by uncached memory (MMU
> translate address). I check up on either memory region - it's the
> same.  I think this is not a problem of memory coherency ( I use
> HAL_DCACHE_INVALIDATE macro and result is the same). It seems to me
> that chip doesn't copy all datas.

It seems strange it does not copy the beginning of the packet. I would
read the data sheet about DMA. Is any specific alligment needed? eg on
8 / 16 / 32 byte boundaries? Also take a look backwards. See if the
whole packet is there but offset by 20 bytes. This seems unlikely
because this would probably corrupt the data structures and you would
get a crash. 

You say the memory is allocated in cached memory. Check what values
are programmed into the ethernet chip. Cached or none cached. 

        Andrew

-- 
Before posting, please read the FAQ: http://ecos.sourceware.org/fom/ecos
and search the list archive: http://ecos.sourceware.org/ml/ecos-discuss

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2004-08-24  7:52 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2004-08-23 14:41 [ECOS] problems with rltk8139 driver jerzy dyrda
2004-08-24  7:52 ` Andrew Lunn

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).