[SCM] master: Broke PPC register bank into logical banks (GP, FP, Altivec).

[cseo@sourceware.org]

The branch, master has been updated
       via  122b4d0b3b983050d9f98ca9970e37c03d1a5db8 (commit)
      from  00e5ef40ff4db4cd2aa482d491e271b0f1ee6fe0 (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email.

- Log -----------------------------------------------------------------
commit 122b4d0b3b983050d9f98ca9970e37c03d1a5db8
Author: Carlos Eduardo Seo <eduseo@br.ibm.com>
Date:   Thu Jan 17 15:19:22 2008 -0200

    Broke PPC register bank into logical banks (GP, FP, Altivec).
    
    frysk-core/frysk/bank/ChangeLog
    2008-01-17  Carlos Eduardo Seo  <cseo@linux.vnet.ibm.com>
    
    	* LinuxPPCRegisterBanks.java: split the original register
    	bank into more logical banks.

-----------------------------------------------------------------------

Summary of changes:
 frysk-core/frysk/bank/ChangeLog                  |    5 +++++
 frysk-core/frysk/bank/LinuxPPCRegisterBanks.java |   21 +++++++++++++++------
 2 files changed, 20 insertions(+), 6 deletions(-)

First 500 lines of diff:
diff --git a/frysk-core/frysk/bank/ChangeLog b/frysk-core/frysk/bank/ChangeLog
index eafaba4..9ba9bd1 100644
--- a/frysk-core/frysk/bank/ChangeLog
+++ b/frysk-core/frysk/bank/ChangeLog
@@ -1,3 +1,8 @@
+2008-01-17  Carlos Eduardo Seo  <cseo@linux.vnet.ibm.com>
+
+	* LinuxPPCRegisterBanks.java: split the original register
+	bank into more logical banks. 
+
 2008-01-03  Phil Muldoon  <pmuldoon@redhat.com>
 
 	* LinuxX8664RegisterBanks.java: (FPREGS) Make RDP and RIP 8 bytes big,
diff --git a/frysk-core/frysk/bank/LinuxPPCRegisterBanks.java b/frysk-core/frysk/bank/LinuxPPCRegisterBanks.java
index fe92cc1..a946f4f 100644
--- a/frysk-core/frysk/bank/LinuxPPCRegisterBanks.java
+++ b/frysk-core/frysk/bank/LinuxPPCRegisterBanks.java
@@ -2,9 +2,6 @@
 //
 // Copyright 2006, 2007 IBM Corp.
 // Copyright 2007 Red Hat Inc.
-// 
-// Contributed by
-// Jose Flavio Aguilar Paulino (joseflavio@gmail.com)
 //
 // FRYSK is free software; you can redistribute it and/or modify it
 // under the terms of the GNU General Public License as published by
@@ -48,7 +45,7 @@ import frysk.isa.PPC64Registers;
 
 public class LinuxPPCRegisterBanks {
 
-    public static final BankRegisterMap USR32
+    public static final BankRegisterMap GREGS32
 	= new BankRegisterMap()
 	.add(new BankRegister(0, 4, PPC32Registers.GPR0))
 	.add(new BankRegister(4, 4, PPC32Registers.GPR1))
@@ -94,6 +91,10 @@ public class LinuxPPCRegisterBanks {
 	.add(new BankRegister(164, 4, PPC32Registers.DAR))
 	.add(new BankRegister(168, 4, PPC32Registers.DSISR))
 	.add(new BankRegister(172, 4, PPC32Registers.RESULT))
+	;
+
+    public static final BankRegisterMap FPREGS32
+	= new BankRegisterMap()
 	.add(new BankRegister(192, 8, PPC32Registers.FPR0)) // 48*4
 	.add(new BankRegister(200, 8, PPC32Registers.FPR1))
 	.add(new BankRegister(208, 8, PPC32Registers.FPR2))
@@ -130,7 +131,7 @@ public class LinuxPPCRegisterBanks {
 	.add(new BankRegister(452, 4, PPC32Registers.FPSCR)) //(PT_FPR0 + 2*32 + 1)
 	;
 
-    public static final BankRegisterMap USR64
+    public static final BankRegisterMap GREGS64
 	= new BankRegisterMap()
 	.add(new BankRegister(0, 8, PPC64Registers.GPR0))
 	.add(new BankRegister(8, 8, PPC64Registers.GPR1))
@@ -176,6 +177,10 @@ public class LinuxPPCRegisterBanks {
 	.add(new BankRegister(328, 8, PPC64Registers.DAR))
 	.add(new BankRegister(336, 8, PPC64Registers.DSISR))
 	.add(new BankRegister(344, 8, PPC64Registers.RESULT))
+	;
+
+    public static final BankRegisterMap FPREGS64
+	= new BankRegisterMap()
 	.add(new BankRegister(384, 8, PPC64Registers.FPR0)) //PT_FPR0 48 
 	.add(new BankRegister(392, 8, PPC64Registers.FPR1))
 	.add(new BankRegister(400, 8, PPC64Registers.FPR2))
@@ -209,8 +214,12 @@ public class LinuxPPCRegisterBanks {
 	.add(new BankRegister(624, 8, PPC64Registers.FPR30))
 	.add(new BankRegister(632, 8, PPC64Registers.FPR31))
 	.add(new BankRegister(640, 4, PPC64Registers.FPSCR))
+	;
+
+    public static final BankRegisterMap VRREGS
+	= new BankRegisterMap()
 	// Fixme: need to implement altivec registers
-	// Vector Registers are 128 bit wide
+	// Vector Registers are 128 bit wide - in both PPC32 and PPC64
 	//.add(new BankRegister(0, 656, 16, PPC64Registers.VR0)) PT_VR0 82
 	//...
 	//.add(new BankRegister(0, 1152, 16, PPC64Registers.V31)) PT_VR0 + 31*2), index 148


hooks/post-receive
--
frysk system monitor/debugger