From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 15017 invoked by alias); 25 Feb 2008 18:39:04 -0000 Received: (qmail 14314 invoked by uid 48); 25 Feb 2008 18:38:19 -0000 Date: Mon, 25 Feb 2008 18:39:00 -0000 Message-ID: <20080225183819.14313.qmail@sourceware.org> X-Bugzilla-Reason: CC References: Subject: [Bug target/35363] Missing bit field coalscing optimization In-Reply-To: Reply-To: gcc-bugzilla@gcc.gnu.org To: gcc-bugs@gcc.gnu.org From: "pinskia at gcc dot gnu dot org" Mailing-List: contact gcc-bugs-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Archive: List-Post: List-Help: Sender: gcc-bugs-owner@gcc.gnu.org X-SW-Source: 2008-02/txt/msg02692.txt.bz2 ------- Comment #2 from pinskia at gcc dot gnu dot org 2008-02-25 18:38 ------- This works correctly for PowerPC*. PPC64 (with GCC 4.0.1): lwz r0,0(r11) rlwinm r0,r0,0,3,31 oris r0,r0,0x4000 and r0,r0,r9 oris r0,r0,0xc00 and r0,r0,r2 ori r0,r0,1024 stw r0,0(r11) PPC32 (GCC 4.0.2): lwz r0,0(r9) rlwimi r0,r2,29,0,2 li r2,3 rlwimi r0,r2,26,3,5 li r2,8 rlwimi r0,r2,7,8,24 stw r0,0(r9) -- pinskia at gcc dot gnu dot org changed: What |Removed |Added ---------------------------------------------------------------------------- Component|middle-end |target GCC target triplet| |x86_64-*-* http://gcc.gnu.org/bugzilla/show_bug.cgi?id=35363