From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugs-return-333218-listarch-gcc-bugs=gcc.gnu.org@gcc.gnu.org>
Received: (qmail 27671 invoked by alias); 7 Oct 2010 01:31:31 -0000
Received: (qmail 27655 invoked by uid 22791); 7 Oct 2010 01:31:30 -0000
X-SWARE-Spam-Status: No, hits=0.2 required=5.0	tests=ALL_TRUSTED,AWL,BAYES_00,MEDICAL_SUBJECT,MISSING_MID
X-Spam-Check-By: sourceware.org
Received: from localhost (HELO gcc.gnu.org) (127.0.0.1)    by sourceware.org (qpsmtpd/0.43rc1) with ESMTP; Thu, 07 Oct 2010 01:31:26 +0000
From: "hjl.tools at gmail dot com" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/45913] [4.6 Regression] ICE: in insn_default_length, at config/i386/i386.md:584 with -fselective-scheduling2 -fsel-sched-pipelining -fsel-sched-pipelining-outer-loops
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Keywords: ice-on-valid-code
X-Bugzilla-Severity: normal
X-Bugzilla-Who: hjl.tools at gmail dot com
X-Bugzilla-Status: NEW
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: 4.6.0
X-Bugzilla-Changed-Fields: CC
In-Reply-To: <bug-45913-4@http.gcc.gnu.org/bugzilla/>
References: <bug-45913-4@http.gcc.gnu.org/bugzilla/>
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
Content-Type: text/plain; charset="UTF-8"
MIME-Version: 1.0
Date: Thu, 07 Oct 2010 01:31:00 -0000
Mailing-List: contact gcc-bugs-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-bugs.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-bugs/>
List-Post: <mailto:gcc-bugs@gcc.gnu.org>
List-Help: <mailto:gcc-bugs-help@gcc.gnu.org>
Sender: gcc-bugs-owner@gcc.gnu.org
X-SW-Source: 2010-10/txt/msg00607.txt.bz2
Message-ID: <20101007013100.FLjrI4W91EXDFPj7cESkr6fwIgLTx_bb7s39IhEqBmo@z>

http://gcc.gnu.org/bugzilla/show_bug.cgi?id=45913

H.J. Lu <hjl.tools at gmail dot com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|                            |ubizjak at gmail dot com

--- Comment #3 from H.J. Lu <hjl.tools at gmail dot com> 2010-10-07 01:31:21 UTC ---
Can we implement it

(insn:TI 110 50 107 (parallel [
            (set (reg/v:SI 3 bx [orig:82 j ] [82])
                (and:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 4 [0x4])) [3 %sfp+-524 S4 A32])
                    (const_int 255 [0xff])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

as "movzbl m8,reg"?