From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id AC7DB394FC24; Mon, 12 Apr 2021 14:08:53 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org AC7DB394FC24 From: "jakub at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/100028] [9/10/11 Regression] arm64 failure to generate bfxil Date: Mon, 12 Apr 2021 14:08:53 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 10.2.0 X-Bugzilla-Keywords: missed-optimization X-Bugzilla-Severity: normal X-Bugzilla-Who: jakub at gcc dot gnu.org X-Bugzilla-Status: ASSIGNED X-Bugzilla-Resolution: X-Bugzilla-Priority: P2 X-Bugzilla-Assigned-To: jakub at gcc dot gnu.org X-Bugzilla-Target-Milestone: 9.4 X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: assigned_to bug_status Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 12 Apr 2021 14:08:53 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D100028 Jakub Jelinek changed: What |Removed |Added ---------------------------------------------------------------------------- Assignee|unassigned at gcc dot gnu.org |jakub at gcc dot gn= u.org Status|NEW |ASSIGNED --- Comment #3 from Jakub Jelinek --- I guess it is basically a dup of PR87763, except that it needs yet another pattern. Combiner tries to match here: (ior:SI (and:SI (reg:SI 102) (const_int -8 [0xfffffffffffffff8])) (subreg:SI (zero_extract:DI (subreg:DI (reg:SI 103) 0) (const_int 3 [0x3]) (const_int 11 [0xb])) 0))) which is similar to: (define_insn "*aarch64_bfi4_noand" [(set (match_operand:GPI 0 "register_operand" "=3Dr") (ior:GPI (and:GPI (match_operand:GPI 1 "register_operand" "0") (match_operand:GPI 2 "const_int_operand" "n")) (ashift:GPI (match_operand:GPI 3 "register_operand" "r") (match_operand:GPI 4 "aarch64_simd_shift_imm_" n"))))] "aarch64_masks_and_shift_for_bfi_p (mode, UINTVAL (operands[2]), UINTVAL (operands[4]), HOST_WIDE_INT_M1U << UINTVAL (operands= [4]) )"=