From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 9FDF73AA991B; Thu, 6 May 2021 12:57:30 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 9FDF73AA991B From: "ubizjak at gmail dot com" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/100445] [12 Regression] ice during RTL pass: vregs Date: Thu, 06 May 2021 12:57:30 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 12.0 X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: ubizjak at gmail dot com X-Bugzilla-Status: ASSIGNED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: jakub at gcc dot gnu.org X-Bugzilla-Target-Milestone: 12.0 X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 06 May 2021 12:57:30 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D100445 --- Comment #5 from Uro=C5=A1 Bizjak --- ix86_expand_sse_movcc has special TARGET_XOP path, so the following patch is needed: diff --git a/gcc/config/i386/mmx.md b/gcc/config/i386/mmx.md index 347295afbb5..667dd057e0d 100644 --- a/gcc/config/i386/mmx.md +++ b/gcc/config/i386/mmx.md @@ -1687,6 +1687,17 @@ (define_expand "vcondu" DONE; }) +;; XOP parallel XMM conditional moves +(define_insn "*mmx_pcmov" + [(set (match_operand:MMXMODEI 0 "register_operand" "=3Dx") + (if_then_else:MMXMODEI + (match_operand:MMXMODEI 3 "register_operand" "x") + (match_operand:MMXMODEI 1 "register_operand" "x") + (match_operand:MMXMODEI 2 "register_operand" "x")))] + "TARGET_MMX_WITH_SSE && TARGET_XOP" + "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}" + [(set_attr "type" "sse4arg")]) + (define_expand "vcond_mask_" [(set (match_operand:MMXMODEI 0 "register_operand") (vec_merge:MMXMODEI=