From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id A9E85398A01E; Thu, 3 Jun 2021 03:33:48 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org A9E85398A01E From: "crazylht at gmail dot com" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/100885] [12 Regression] ICE: in extract_constrain_insn, at recog.c:2671: insn does not satisfy its constraints: {sse4_1_zero_extendv8qiv8hi2} Date: Thu, 03 Jun 2021 03:33:48 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 12.0 X-Bugzilla-Keywords: ice-on-valid-code X-Bugzilla-Severity: normal X-Bugzilla-Who: crazylht at gmail dot com X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 03 Jun 2021 03:33:49 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D100885 --- Comment #1 from Hongtao.liu --- 152(define_register_constraint "Yw" 153 "TARGET_AVX512BW && TARGET_AVX512VL ? ALL_SSE_REGS : TARGET_SSE ? SSE_R= EGS : NO_REGS" 154 "@internal Any EVEX encodable SSE register (@code{%xmm0-%xmm31}) for AVX512BW with TARGET_AVX512VL target, otherwise any \ SSE register.") 19076(define_insn "sse4_1_v8qiv8hi2" 19077 [(set (match_operand:V8HI 0 "register_operand" "=3DYr,*x,Yw") 19078 (any_extend:V8HI 19079 (vec_select:V8QI 19080 (match_operand:V16QI 1 "register_operand" "Yr,*x,Yw") 19081 (parallel [(const_int 0) (const_int 1) 19082 (const_int 2) (const_int 3) 19083 (const_int 4) (const_int 5) 19084 (const_int 6) (const_int 7)]))))] 19085 "TARGET_SSE4_1 && && " 19086 "%vpmovbw\t{%1, %0|%0, %1}" 19087 [(set_attr "isa" "noavx,noavx,avx") 19088 (set_attr "type" "ssemov") 19089 (set_attr "prefix_extra" "1") 19090 (set_attr "prefix" "orig,orig,maybe_evex") 19091 (set_attr "mode" "TI")]) With avx512vl Yw should be matched, and w/o avx512bw, only SSE_REGS should = be matched, why xmm16 is allocated?=