From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 0BD133AAAC20; Thu, 15 Jul 2021 09:47:56 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 0BD133AAAC20 From: "ubizjak at gmail dot com" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/101346] ICE: maximum number of generated reload insns per insn achieved (90) Date: Thu, 15 Jul 2021 09:47:55 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 12.0 X-Bugzilla-Keywords: ice-on-valid-code X-Bugzilla-Severity: normal X-Bugzilla-Who: ubizjak at gmail dot com X-Bugzilla-Status: ASSIGNED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: ubizjak at gmail dot com X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: assigned_to everconfirmed cf_reconfirmed_on bug_status attachments.created Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 15 Jul 2021 09:47:56 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D101346 Uro=C5=A1 Bizjak changed: What |Removed |Added ---------------------------------------------------------------------------- Assignee|unassigned at gcc dot gnu.org |ubizjak at gmail do= t com Ever confirmed|0 |1 Last reconfirmed| |2021-07-15 Status|UNCONFIRMED |ASSIGNED --- Comment #2 from Uro=C5=A1 Bizjak --- Created attachment 51155 --> https://gcc.gnu.org/bugzilla/attachment.cgi?id=3D51155&action=3Dedit Proposed patch ix86_hard_regno_mode_ok allows TDmode values in general registers, but 32bit targets do not support 128bit values in general registers natively. Also allow TDmode values in SSE registers.=