From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id EDC543858404; Thu, 12 Aug 2021 15:20:59 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org EDC543858404 From: "willschm at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/101882] New: modulus with input and output set to a hard register Date: Thu, 12 Aug 2021 15:20:59 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: new X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: unknown X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: willschm at gcc dot gnu.org X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: bug_id short_desc product version bug_status bug_severity priority component assigned_to reporter target_milestone Message-ID: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 12 Aug 2021 15:21:00 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D101882 Bug ID: 101882 Summary: modulus with input and output set to a hard register Product: gcc Version: unknown Status: UNCONFIRMED Severity: normal Priority: P3 Component: target Assignee: unassigned at gcc dot gnu.org Reporter: willschm at gcc dot gnu.org Target Milestone: --- Noted on powerpc using recent GCC. gcc version 12.0.0 20210812 (experimental) (GCC)=20 foofoo9.c: register a __asm__("r20"); b() { a =3D a % 9 ; } # does not occur with -O0, or with -mcpu=3Dpower8. $ gcc -O -mcpu=3Dpower9 foofoo9.c=20 foofoo9.c: In function =E2=80=98b=E2=80=99: foofoo9.c:2:19: error: unable to generate reloads for impossible constraint= s: 2 | b() { a =3D a % 9 ; } | ^ (insn 7 9 12 2 (set (reg/v:SI 20 20 [ a ]) (mod:SI (reg/v:SI 20 20 [ a ]) (reg:SI 120))) "foofoo9.c":2:13 183 {*modsi3} (expr_list:REG_DEAD (reg:SI 120) (nil))) during RTL pass: reload foofoo9.c:2:19: internal compiler error: in process_alt_operands, at lra-constraints.c:3108 0x101d9597 _fatal_insn(char const*, rtx_def const*, char const*, int, char const*) /home/willschm/gcc/gcc-baseline/gcc/rtl-error.c:108 0x10912b4f process_alt_operands /home/willschm/gcc/gcc-baseline/gcc/lra-constraints.c:3108 0x10912b4f curr_insn_transform /home/willschm/gcc/gcc-baseline/gcc/lra-constraints.c:4102 0x10916dbb lra_constraints(bool) /home/willschm/gcc/gcc-baseline/gcc/lra-constraints.c:5168 0x108fc46f lra(_IO_FILE*) /home/willschm/gcc/gcc-baseline/gcc/lra.c:2336 0x1089be8b do_reload /home/willschm/gcc/gcc-baseline/gcc/ira.c:5932 0x1089be8b execute /home/willschm/gcc/gcc-baseline/gcc/ira.c:6118 Please submit a full bug report,=