From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
 id BCD3C3857423; Mon, 13 Sep 2021 14:42:33 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org BCD3C3857423
From: "cvs-commit at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/102252] svbool_t with SVE can generate invalid assembly
Date: Mon, 13 Sep 2021 14:42:33 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 12.0
X-Bugzilla-Keywords: assemble-failure
X-Bugzilla-Severity: normal
X-Bugzilla-Who: cvs-commit at gcc dot gnu.org
X-Bugzilla-Status: ASSIGNED
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: ktkachov at gcc dot gnu.org
X-Bugzilla-Target-Milestone: ---
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-102252-4-1lUsOWvnje@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-102252-4@http.gcc.gnu.org/bugzilla/>
References: <bug-102252-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
X-BeenThere: gcc-bugs@gcc.gnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Gcc-bugs mailing list <gcc-bugs.gcc.gnu.org>
List-Unsubscribe: <https://gcc.gnu.org/mailman/options/gcc-bugs>,
 <mailto:gcc-bugs-request@gcc.gnu.org?subject=unsubscribe>
List-Archive: <https://gcc.gnu.org/pipermail/gcc-bugs/>
List-Post: <mailto:gcc-bugs@gcc.gnu.org>
List-Help: <mailto:gcc-bugs-request@gcc.gnu.org?subject=help>
List-Subscribe: <https://gcc.gnu.org/mailman/listinfo/gcc-bugs>,
 <mailto:gcc-bugs-request@gcc.gnu.org?subject=subscribe>
X-List-Received-Date: Mon, 13 Sep 2021 14:42:33 -0000

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D102252

--- Comment #5 from CVS Commits <cvs-commit at gcc dot gnu.org> ---
The master branch has been updated by Kyrylo Tkachov <ktkachov@gcc.gnu.org>:

https://gcc.gnu.org/g:512b383534785f9fc021e700a1fdda86cf0f3fe7

commit r12-3490-g512b383534785f9fc021e700a1fdda86cf0f3fe7
Author: Kyrylo Tkachov <kyrylo.tkachov@arm.com>
Date:   Mon Sep 13 15:40:28 2021 +0100

    aarch64: PR target/102252 Invalid addressing mode for SVE load predicate

    In the testcase we generate invalid assembly for an SVE load predicate
instruction.
    The RTL for the insn is:
    (insn 9 8 10 (set (reg:VNx16BI 68 p0)
            (mem:VNx16BI (plus:DI (mult:DI (reg:DI 1 x1 [93])
                        (const_int 8 [0x8]))
                    (reg/f:DI 0 x0 [92])) [2 work_3(D)->array[offset_4(D)]+=
0 S8
A16]))

    That addressing mode is not valid for the instruction [1] as it only
accepts the addressing mode:
    [<Xn|SP>{, #<imm>, MUL VL}]

    This patch rejects the register index form for SVE predicate modes.

    Bootstrapped and tested on aarch64-none-linux-gnu.

    [1]
https://developer.arm.com/documentation/ddi0602/2021-06/SVE-Instructions/LD=
R--predicate---Load-predicate-register-

    gcc/ChangeLog:

            PR target/102252
            * config/aarch64/aarch64.c (aarch64_classify_address): Don't al=
low
            register index for SVE predicate modes.

    gcc/testsuite/ChangeLog:

            PR target/102252
            * g++.target/aarch64/sve/pr102252.C: New test.=