From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 5C628385840D; Fri, 17 Sep 2021 22:32:34 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 5C628385840D From: "gabravier at gmail dot com" To: gcc-bugs@gcc.gnu.org Subject: [Bug tree-optimization/102391] New: Failure to optimize 2 8-bit loads into a single 16-bit load Date: Fri, 17 Sep 2021 22:32:34 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: new X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: tree-optimization X-Bugzilla-Version: 12.0 X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: gabravier at gmail dot com X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: bug_id short_desc product version bug_status bug_severity priority component assigned_to reporter target_milestone Message-ID: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 17 Sep 2021 22:32:34 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D102391 Bug ID: 102391 Summary: Failure to optimize 2 8-bit loads into a single 16-bit load Product: gcc Version: 12.0 Status: UNCONFIRMED Severity: normal Priority: P3 Component: tree-optimization Assignee: unassigned at gcc dot gnu.org Reporter: gabravier at gmail dot com Target Milestone: --- #include uint16_t HeaderReadU16LE(int offset, uint8_t *RomHeader) { return RomHeader[offset] | (RomHeader[offset + 1] << 8); } This can be optimized into a single 16-bit load. On -O3, this optimization = is done by LLVM, but not by GCC. This winds up affecting the resulting assembly quite a bit: AMD64 GCC: HeaderReadU16LE: movsx rdi, edi movzx edx, BYTE PTR [rsi+1+rdi] movzx eax, BYTE PTR [rsi+rdi] sal edx, 8 or eax, edx ret AMD64 LLVM: HeaderReadU16LE: movsxd rax, edi movzx eax, word ptr [rsi + rax] ret=