From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 4CC18385842F; Fri, 18 Feb 2022 08:35:24 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 4CC18385842F From: "seiko at imavr dot com" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/104590] New: ppc64: even/odd permutation for VSX 64-bit to 32-bit conversions is no longer necessary. Date: Fri, 18 Feb 2022 08:35:23 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: new X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 12.0 X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: seiko at imavr dot com X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: bug_id short_desc product version bug_status bug_severity priority component assigned_to reporter target_milestone attachments.created Message-ID: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 18 Feb 2022 08:35:24 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D104590 Bug ID: 104590 Summary: ppc64: even/odd permutation for VSX 64-bit to 32-bit conversions is no longer necessary. Product: gcc Version: 12.0 Status: UNCONFIRMED Severity: normal Priority: P3 Component: target Assignee: unassigned at gcc dot gnu.org Reporter: seiko at imavr dot com Target Milestone: --- Created attachment 52473 --> https://gcc.gnu.org/bugzilla/attachment.cgi?id=3D52473&action=3Dedit proposal patch remove the extra shuffles The following VSX intrinsics did not need to exist in the first place, and = they must be replaced or renamed by convinced names suitable to the mapped instructions or at least modified by removing the unnecessary shuffles: - vector unsigned int vec_unsignede(vector double) -> xvcvdpuxws - vector unsigned int vec_unsignedo(vector double) -> xvcvdpuxws - vector float vec_floate(vector double) -> xvcvdpsp - vector float vec_floato(vector double) -> xvcvdpsp - vector float vec_floate(vector signed long long) -> xvcvsxdsp - vector float vec_floato(vector signed long long) -> xvcvsxdsp - vector float vec_floate(vector unsigned long long) -> xvcvuxdsp - vector float vec_floato(vector unsigned long long) -> xvcvuxdsp According to the latest update of ISA 3.1: Previous versions of the architecture allowed the contents of bits 32:63 of each doubleword in the result register to be undefined, however, all proces= sors that support this instruction write the result into bits 32:63 of each doubleword in the result register as well as into bits 0:31, as is required by this version of the architectu= re.=