From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 083753858428; Wed, 15 Feb 2023 12:46:57 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 083753858428 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1676465218; bh=P33e86Z5OhNiLPwG5QaaY3x0ML3IOsUG5uN2gBO9mvE=; h=From:To:Subject:Date:In-Reply-To:References:From; b=TU4nN03rFgwlkJ3WrK74BpJEAVXPig84GaLxD1sAT/8omLm5o+rGuWttprhK+UPiB flHkDpkNhR2fzblCymESFk0BovCnRsfmJw2RqOSGJjc8VQSONDmd6I9NFqGaRAW0CG xkCjFEJH70mcO23rNHIaRSv2FgNbncLMj9PiJxgs= From: "fw at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/104688] gcc and libatomic can use SSE for 128-bit atomic loads on Intel and AMD CPUs with AVX Date: Wed, 15 Feb 2023 12:46:56 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 12.0 X-Bugzilla-Keywords: missed-optimization, patch X-Bugzilla-Severity: normal X-Bugzilla-Who: fw at gcc dot gnu.org X-Bugzilla-Status: NEW X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D104688 --- Comment #30 from Florian Weimer --- (In reply to Segher Boessenkool from comment #29) > (In reply to Florian Weimer from comment #28) > > Maybe this belongs in the ABI manual? For example, the POWER ABI says t= hat > > memcpy needs to work on device memory. >=20 > Huh?! >=20 > Where do you see this? The way you state it it is trivially impossible to > implement, so if we really say that it needs fixing asap. I thought I had an explicit documented reference somewhere, but for now, al= l we have is an undocumented requirement (so not a good example in the context of this bug at all): [PATCH] powerpc: Use aligned stores in memset (There's also a CPU quirk in this area, but I think this wasn't about that.= )=