From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 111833832B9A; Fri, 9 Dec 2022 22:54:06 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 111833832B9A DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1670626446; bh=rIGMyq4kH5gPbYPr4irqO1YLbT1WvN3RpsL68wv7Opo=; h=From:To:Subject:Date:In-Reply-To:References:From; b=rpdAuSMhe32sUt9w+WnRlaoFX3dl/AK5RlMzy6bOsuYEYs/nBQpBRDVtAyVPIALMv L6tjx82zirOT7YDBrK3eav3urBqOcpWkffKSfT3mcaL9sjji5sC/0kqtr0Qi53dHoa VgqgBGKgXSyCLeTDQuCTu98mQMc07PzJY/pPGECo= From: "pinskia at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/104921] aarch64: Assembler failure with vbfmlalbq_lane_f32 intrinsic Date: Fri, 09 Dec 2022 22:54:05 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 12.0 X-Bugzilla-Keywords: assemble-failure X-Bugzilla-Severity: normal X-Bugzilla-Who: pinskia at gcc dot gnu.org X-Bugzilla-Status: NEW X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D104921 --- Comment #3 from Andrew Pinski --- The following patterns has the same problem too: (define_insn "aarch64_bfdot_lane" [(set (match_operand:VDQSF 0 "register_operand" "=3Dw") (plus:VDQSF (unspec:VDQSF [(match_operand: 2 "register_operand" "w") (match_operand:VBF 3 "register_operand" "w") (match_operand:SI 4 "const_int_operand" "n")] UNSPEC_BFDOT) (match_operand:VDQSF 1 "register_operand" "0")))] "TARGET_BF16_SIMD" { int nunits =3D GET_MODE_NUNITS (mode).to_constant (); int lane =3D INTVAL (operands[4]); operands[4] =3D gen_int_mode (ENDIAN_LANE_N (nunits / 2, lane), SImode); return "bfdot\t%0., %2., %3.2h[%4]"; } [(set_attr "type" "neon_dot")] That is operand 3 should be using "x" constraint.=