From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id F253A3858431; Thu, 27 Apr 2023 13:18:57 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org F253A3858431
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1682601537;
	bh=c4mYjPuQfLqioIjKYS0MLyNFItfOarlt03caeKbZ8+w=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=U7LlGxjLnvKnDy2UIfDIOUFIQsSQ3NdB8yd1q2vDtaXVPs9jafNgefTi3QnJHTo27
	 Jf/KLeMQu/u6XMKcGfPrijKLin4kH6rs0gBOtMISMun1eg5qlHlH7PCIg1n45GC+di
	 kfZFHeeFqEyrMdH4zojcH/tCDtZ+kFguv6nzNBJA=
From: "cvs-commit at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/105980] [11/12 Regression] ICE in final_scan_insn_1, at
 final.cc:2811
Date: Thu, 27 Apr 2023 13:18:56 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 13.0
X-Bugzilla-Keywords: ice-on-valid-code, wrong-code
X-Bugzilla-Severity: normal
X-Bugzilla-Who: cvs-commit at gcc dot gnu.org
X-Bugzilla-Status: NEW
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P2
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: 11.4
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-105980-4-T7LKuXkwv8@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-105980-4@http.gcc.gnu.org/bugzilla/>
References: <bug-105980-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D105980

--- Comment #11 from CVS Commits <cvs-commit at gcc dot gnu.org> ---
The releases/gcc-12 branch has been updated by Richard Biener
<rguenth@gcc.gnu.org>:

https://gcc.gnu.org/g:37da428922e5cb548430aa00482d6a4c7aa8f8b2

commit r12-9479-g37da428922e5cb548430aa00482d6a4c7aa8f8b2
Author: H.J. Lu <hjl.tools@gmail.com>
Date:   Mon Jan 16 10:45:41 2023 -0800

    x86: Disable -mforce-indirect-call for PIC in 32-bit mode

    -mforce-indirect-call generates invalid instruction in 32-bit MI thunk
    since there are no available scratch registers in 32-bit PIC mode.
    Disable -mforce-indirect-call for PIC in 32-bit mode when generating
    MI thunk.

    gcc/

            PR target/105980
            * config/i386/i386.cc (x86_output_mi_thunk): Disable
            -mforce-indirect-call for PIC in 32-bit mode.

    gcc/testsuite/

            PR target/105980
            * g++.target/i386/pr105980.C: New test.

    (cherry picked from commit a396a123596d82d4a2f14dc43a382cb17826411c)=