From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 734213875A27; Mon, 25 Jul 2022 14:45:10 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 734213875A27 From: "rguenther at suse dot de" To: gcc-bugs@gcc.gnu.org Subject: [Bug rtl-optimization/106187] armhf: Miscompilation at O2 level (O0 / O1 are working) Date: Mon, 25 Jul 2022 14:45:09 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: rtl-optimization X-Bugzilla-Version: 10.4.0 X-Bugzilla-Keywords: wrong-code X-Bugzilla-Severity: normal X-Bugzilla-Who: rguenther at suse dot de X-Bugzilla-Status: NEW X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: gcc-bugs@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-bugs mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 25 Jul 2022 14:45:10 -0000 https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D106187 --- Comment #46 from rguenther at suse dot de --- On Mon, 25 Jul 2022, rearnsha at gcc dot gnu.org wrote: > https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D106187 >=20 > --- Comment #45 from Richard Earnshaw --- > The problem with changing rtx_equal_for_cselib_1 is that it is essentially > commutative in its operands - it doesn't disambiguate with x substituting= for y > or vice-versa, so we cannot tell if an operation is a load or a store. True, but the new special mode could require the first to be a load or=20 store and the second a store taking place after the first arg (so we have either WAW or WAR). > A minimal fix, which just suppresses stores would be: >=20 > @@ -81,6 +81,10 @@ reload_cse_noop_set_p (rtx set) > if (cselib_reg_set_mode (SET_DEST (set)) !=3D GET_MODE (SET_DEST (set)= )) > return 0; >=20 > + /* Fixme: we need to check that removing a store doesn't change > + the alias computations. */ > + if (flag_strict_aliasing && MEM_P (SET_DEST (set))) > + return 0; > return rtx_equal_for_cselib_p (SET_DEST (set), SET_SRC (set)); > } Yeah, that works (does that catch all stores? or at least all stores that are simple enough for cselib to handle?). > But we could no-doubt improve on that. The issue here is that SET_SRC (set) is usually a REG, but we need the corresponding earlier MEM SET_DEST is requal to which the REG was derived from to make the decision on whether the store is redundant from a TBAA perspective as well.=