From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id 6A3DF3858C54; Wed,  5 Oct 2022 18:11:23 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 6A3DF3858C54
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1664993483;
	bh=j3MKihsTFuykfgM6ItUj0UdZ+Q105rECsbSvdoL3Sfs=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=UidP3CgFBnE65TmYLfKP6U113KCQNDtR2vMYvajFyacNnqgtw28NpMphDsYPPY4jq
	 1XTH8BP244LEJaU4ZGlxMhuaGTtVy/61NMIU+e8xSEyJOprlzwUAtrPPKFO77Z2muE
	 sP2YSzwURjBC9zqppQyd/Elz+Xs/rALeXhR9axXY=
From: "dimitar at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/106562] PRU: Inefficient code for zero check of 64-bit
 (boolean) AND result
Date: Wed, 05 Oct 2022 18:11:23 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 13.0
X-Bugzilla-Keywords: missed-optimization
X-Bugzilla-Severity: normal
X-Bugzilla-Who: dimitar at gcc dot gnu.org
X-Bugzilla-Status: ASSIGNED
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: dimitar at gcc dot gnu.org
X-Bugzilla-Target-Milestone: ---
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-106562-4-KWI8Uu2Jx7@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-106562-4@http.gcc.gnu.org/bugzilla/>
References: <bug-106562-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D106562

--- Comment #2 from Dimitar Dimitrov <dimitar at gcc dot gnu.org> ---
With cbranchdi4 defined, the generated code is now 10 instructions:

test:
        qbne    .L5, r15, 0
        qbeq    .L4, r14, 0
.L5:
        rsb     r0, r16, 0
        rsc     r1, r17, 0
        or      r0, r0, r16
        or      r1, r1, r17
        lsr     r14, r1, 31
        ret
.L4:
        ldi     r14, 0
        ret

Defining BRANCH_COST=3D0, as avr backend does, shrinks the above to only 7
instructions.=