From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id 11B293857824; Tue,  1 Nov 2022 00:12:07 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 11B293857824
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1667261531;
	bh=oc/TOH9DjSWJ0mX/GvuXoVgJCFeZQjV2AMNmjsBP3OQ=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=AoGiNOUBIEF3yCbAdFNmIAvcTWuS6KTCbVbfZ06RR3ZDGNX8htP1KwUKOKxKltDK1
	 mdZEWuR3WM+O9DCkgnwmdiIXagYOYpoYspUtTDc3SVCvbgdiqehFEb9wPHmkOY5rP/
	 VDPsjnfHBjCdc164msNBDCXLYU8NvjojJRPSV4Hw=
From: "vineetg at rivosinc dot com" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/106602] riscv: suboptimal codegen for
 zero_extendsidi2_shifted w/o bitmanip
Date: Tue, 01 Nov 2022 00:12:06 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 13.0
X-Bugzilla-Keywords: missed-optimization
X-Bugzilla-Severity: normal
X-Bugzilla-Who: vineetg at rivosinc dot com
X-Bugzilla-Status: UNCONFIRMED
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: ---
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: cc short_desc
Message-ID: <bug-106602-4-5AB1ToFD1s@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-106602-4@http.gcc.gnu.org/bugzilla/>
References: <bug-106602-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D106602

Vineet Gupta <vineetg at rivosinc dot com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|                            |jeffreyalaw at gmail dot c=
om,
                   |                            |vineetg at rivosinc dot com
            Summary|riscv: suboptimal codegen   |riscv: suboptimal codegen
                   |for shift left, right, left |for
                   |                            |zero_extendsidi2_shifted
                   |                            |w/o bitmanip

--- Comment #3 from Vineet Gupta <vineetg at rivosinc dot com> ---
Interestingly, if one builds for -march=3Drv64gc_zbs  # single bit extension

then the optimal code seq for bitmanip is generated, while no zbs instructi=
ons
are used.

foo2:
        slli    a5,a0,32
        srli    a0,a5,26
        ret=