From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id DF9A43858D33; Wed, 22 Feb 2023 18:48:15 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org DF9A43858D33 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1677091695; bh=DqFtVqxq+iCxqhR8Q1p/9/lhY0TPGD52JeZ+DTstpGI=; h=From:To:Subject:Date:From; b=bI8gfU4DUPJBb6Ud96Qjsm3nOhMkk9VIk/IjysYhg/lnbK+8C3S/+gwwURd4yKLn9 /u5P+oebQ3ZYu44YuUED/wqLcw7450NB/5oc0Jy2gbkdueEomqev/ZYh9Guxr2YCZ/ 3fRkUa7UZzouivB1zJhLp4tf3MQjub4NSZ4hfMRo= From: "wilco at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug libgcc/108891] New: libatomic: AArch64 SEQ_CST 16-byte load missing barrier Date: Wed, 22 Feb 2023 18:48:15 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: new X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: libgcc X-Bugzilla-Version: 13.0 X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: wilco at gcc dot gnu.org X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: bug_id short_desc product version bug_status bug_severity priority component assigned_to reporter target_milestone Message-ID: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D108891 Bug ID: 108891 Summary: libatomic: AArch64 SEQ_CST 16-byte load missing barrier Product: gcc Version: 13.0 Status: UNCONFIRMED Severity: normal Priority: P3 Component: libgcc Assignee: unassigned at gcc dot gnu.org Reporter: wilco at gcc dot gnu.org Target Milestone: --- LSE2 uses the following sequence for a 16-byte atomic load: ldp res0, res1, [x0] dmb ish The AArch64 memory model allows the LDP to be reordered with an earlier STL= XP (eg. a SEQ_CST exchange), thus breaking SEQ_CST ordering. To avoid this, atomic loads need a barrier before the LDP - either DBM ISHL= D or LDAR works.=