From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id 5299E385842E; Sat, 25 Nov 2023 09:31:31 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 5299E385842E
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1700904691;
	bh=tZbSJkEnef2uYuykgEDf6TaIVeiGWdxAKFx6hSaxZ8Y=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=dw5iaObLWtdN9uOhol+EthxqVxibwcKHCVH2M/y0GfPkVhFYpn0AGAhhDouFRqWmm
	 I+aR6sMBnuTUBUGxET+D+xlMvlheE2YMwwkd7M5n4btTunZ52JT0mu6qyBkuf2X45o
	 1ZcUgwwMOtN6dEKwOK0DXB0IxqUlGVrKwMYs0N00=
From: "cvs-commit at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/109977] [14 Regression] ICE: output_operand:
 incompatible floating point / vector register operand for '%d' at -Og since
 r14-215-g85279b0bddc1c5
Date: Sat, 25 Nov 2023 09:31:29 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 14.0
X-Bugzilla-Keywords: ice-on-valid-code
X-Bugzilla-Severity: normal
X-Bugzilla-Who: cvs-commit at gcc dot gnu.org
X-Bugzilla-Status: NEW
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P1
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: 14.0
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-109977-4-VSqZYTPAYX@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-109977-4@http.gcc.gnu.org/bugzilla/>
References: <bug-109977-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D109977

--- Comment #6 from CVS Commits <cvs-commit at gcc dot gnu.org> ---
The master branch has been updated by Jakub Jelinek <jakub@gcc.gnu.org>:

https://gcc.gnu.org/g:a6a43a3b763816fec7c4eec6ae7be5b263dff340

commit r14-5840-ga6a43a3b763816fec7c4eec6ae7be5b263dff340
Author: Jakub Jelinek <jakub@redhat.com>
Date:   Sat Nov 25 10:30:39 2023 +0100

    aarch64: Fix up aarch64_simd_stp<mode> [PR109977]

    The aarch64_simd_stp<mode> pattern uses w constraint in one alternative=
 and
    r in another, but for the latter incorrectly uses <vw> iterator in %<vw=
>1
which
    expands to %d1 for V2DF and %s1 for V2SF and V4SF (this one not relevan=
t to
    the pattern) and %w1 for others, so it ICEs if the alternative is selec=
ted
    during final.  Compared to this, <vwcore> macro has the same values for=
 all
    modes but uses w for V2DF and V2SF.

    2023-11-24  Andrew Pinski  <pinskia@gmail.com>
                Jakub Jelinek  <jakub@redhat.com>

            PR target/109977
            * config/aarch64/aarch64-simd.md (aarch64_simd_stp<mode>): Use
<vwcore>
            rather than %<vw> for alternative with r constraint on input
operand.

            * gcc.dg/pr109977.c: New test.=