From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id EF42E3858413; Fri, 2 Jun 2023 10:42:53 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org EF42E3858413 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1685702573; bh=0K6yYEq5oi7GbUuyi7p5KANfvbL8azkuoTHz7i8ybuM=; h=From:To:Subject:Date:In-Reply-To:References:From; b=q/Zu7xBtx2zvq1+3UuXcmKtmkq3ASu3wUZtualjrXOxptnEBITnSkO+Jza5QaAyzS i8JuYHEqJIX4gGRjx5MMayOKH8z5oDkw6+vByTLSZsU+WawUYHPaUv94U22yRHSEfk 7ssTxWXCspIm8mKrW53xUH4nz1G/Mr5EjE9nXzXQ= From: "cvs-commit at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/110088] [avr] Improve operation with const on l-reg after move from d-reg Date: Fri, 02 Jun 2023 10:42:53 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 14.0 X-Bugzilla-Keywords: missed-optimization X-Bugzilla-Severity: minor X-Bugzilla-Who: cvs-commit at gcc dot gnu.org X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P5 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D110088 --- Comment #1 from CVS Commits --- The master branch has been updated by Georg-Johann Lay : https://gcc.gnu.org/g:7bf89a919fdab9e18b7ad3efaa1a79f1d7520ddf commit r14-1492-g7bf89a919fdab9e18b7ad3efaa1a79f1d7520ddf Author: Georg-Johann Lay Date: Fri Jun 2 12:41:07 2023 +0200 target/110088: Improve operation of l-reg with const after move from d-= reg. After reload, there may be sequences like lreg =3D dreg lreg =3D lreg const with an LD_REGS dreg, non-LD_REGS lreg, and in PLUS, IOR, AND. If dreg dies after the first insn, it is possible to use dreg =3D dreg const lreg =3D dreg instead which is more efficient. gcc/ PR target/110088 * config/avr/avr.md: Add an RTL peephole to optimize operations= on non-LD_REGS after a move from LD_REGS. (piaop): New code iterator.=