From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 8C2F73858D33; Mon, 28 Aug 2023 18:32:08 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 8C2F73858D33 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1693247528; bh=MUQZ4VfSOdZq9s+mwiMI3gV+OR7GQLBvSii5wdYHweo=; h=From:To:Subject:Date:From; b=uhd2xK9Yv7+cmhTXhJgUFNyzlNyaFKbZdNnFOJyM5H06Vpzr77sU7LcVIs5JA2BRu u/aQLda0aO8CSwCcOyrZd/XtkP3ONA5OwlvD+Jj3kKyjpWAywYj0IJgXJDHGZqY2M9 PTQfCDroyvDNSHauu/AKQdLlXwnF8a1RHjRIu3hs= From: "seurer at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug testsuite/111216] New: [14 regression] instructions counts for vector tests change after r14-3258-ge7a36e4715c716 Date: Mon, 28 Aug 2023 18:32:08 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: new X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: testsuite X-Bugzilla-Version: 14.0 X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: seurer at gcc dot gnu.org X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: bug_id short_desc product version bug_status bug_severity priority component assigned_to reporter target_milestone Message-ID: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D111216 Bug ID: 111216 Summary: [14 regression] instructions counts for vector tests change after r14-3258-ge7a36e4715c716 Product: gcc Version: 14.0 Status: UNCONFIRMED Severity: normal Priority: P3 Component: testsuite Assignee: unassigned at gcc dot gnu.org Reporter: seurer at gcc dot gnu.org Target Milestone: --- g:e7a36e4715c7162ccfd7cd32da985d629bbd9c61, r14-3258-ge7a36e4715c716 FAIL: gcc.target/powerpc/fold-vec-logical-ors-char.c scan-assembler-times \\mxxlnor\\M 1 FAIL: gcc.target/powerpc/fold-vec-logical-ors-char.c scan-assembler-times \\mxxlor\\M 7 FAIL: gcc.target/powerpc/fold-vec-logical-ors-int.c scan-assembler-times \\mxxlnor\\M 1 FAIL: gcc.target/powerpc/fold-vec-logical-ors-int.c scan-assembler-times \\mxxlor\\M 7 FAIL: gcc.target/powerpc/fold-vec-logical-ors-longlong.c scan-assembler-tim= es \\mxxlnor\\M 3 FAIL: gcc.target/powerpc/fold-vec-logical-ors-longlong.c scan-assembler-tim= es \\mxxlor\\M 9 FAIL: gcc.target/powerpc/fold-vec-logical-ors-short.c scan-assembler-times \\mxxlnor\\M 1 FAIL: gcc.target/powerpc/fold-vec-logical-ors-short.c scan-assembler-times \\mxxlor\\M 7 FAIL: gcc.target/powerpc/fold-vec-logical-other-char.c scan-assembler-times \\mxxlnand\\M 3 FAIL: gcc.target/powerpc/fold-vec-logical-other-int.c scan-assembler-times \\mxxlnand\\M 3 FAIL: gcc.target/powerpc/fold-vec-logical-other-longlong.c scan-assembler-t= imes \\mxxlnand\\M 3 FAIL: gcc.target/powerpc/fold-vec-logical-other-short.c scan-assembler-times \\mxxlnand\\M 3 These are all just instruction count tests so the changes may not matter. commit e7a36e4715c7162ccfd7cd32da985d629bbd9c61 (HEAD) Author: Yanzhang Wang Date: Wed Aug 16 22:28:50 2023 -0600 [PATCH] RISC-V: Support simplify (-1-x) for vector.=