From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id EE5353858D1E; Fri,  8 Sep 2023 06:18:48 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org EE5353858D1E
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1694153928;
	bh=btQFuaXJ5Zz9MNkTyuS1frbSx9VZEcOo1LZW/1Jk4kI=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=I/F1ZUGC/f/QAaIE+nxq4oooCUzbSOfXN7FEef7+ssc8GtURjvxEvesZ3Hr6iM7IV
	 Z+ep8X0f4MVZgq4oKDX+jep56QBOrVUVO036Vqfy7Z7qk7OpU3gE8P37gqpIE2SB5s
	 bwsPWHNcrQILDOyz3QBzLKCLoy+XQW6/CuTXZAe4=
From: "chenglulu at loongson dot cn" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/111334] [14 regression] ICE is reported during the
 combine pass optimization
Date: Fri, 08 Sep 2023 06:18:48 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 14.0
X-Bugzilla-Keywords: ice-on-valid-code
X-Bugzilla-Severity: normal
X-Bugzilla-Who: chenglulu at loongson dot cn
X-Bugzilla-Status: NEW
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: 14.0
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-111334-4-HxQZuHvAHU@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-111334-4@http.gcc.gnu.org/bugzilla/>
References: <bug-111334-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D111334

--- Comment #8 from chenglulu <chenglulu at loongson dot cn> ---
(In reply to Andrew Pinski from comment #4)
> (In reply to chenglulu from comment #3)
> > This involves the template <optab>di3_fake:
> > (define_insn "<optab>di3_fake"
> >   [(set (match_operand:DI 0 "register_operand" "=3Dr,&r,&r")
> >         (sign_extend:DI
> >           (any_div:SI (match_operand:DI 1 "register_operand" "r,r,0")
> >                       (match_operand:DI 2 "register_operand" "r,r,r")))=
)]
>=20
> That pattern definitely looks broken.
> Divide's operands' mode must match the mode of the divide IIRC.

OK, thanks! So the compilation failure is caused by an error in this templa=
te,
right? =EF=BC=88Sorry, I don't understand the optimization of this combine=
=EF=BC=89=