From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id D0C36385AE4E; Tue, 21 Nov 2023 13:25:54 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org D0C36385AE4E
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1700573154;
	bh=uMoLAvtu6jHeRDRPUBZk/Prhn4chUTlsdE/LuOfRROY=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=mnOiHatWyC6DFbOjs+h3LUTKkUD8svfPCk6dzesmmKPYxkAIN6NCEKWRNZE6bQnn6
	 5sGRT16s9Kv4t9Pm9+EcftQRM6i5TAueXPxO0vUIzus+K5ntk6ndxlWGvFSc5kZ8SV
	 720V8HeB9/zg9ASe8hTdkGMnIonz5FovcQs3vPqc=
From: "cvs-commit at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/111370] On Aarch64 4% 511.povray_r regression between
 g:6cd85273071b5f13 (2023-08-23 00:17) and g:e1f096a3cc96c719 (2023-08-25
 22:34)
Date: Tue, 21 Nov 2023 13:25:51 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 14.0
X-Bugzilla-Keywords: needs-bisection
X-Bugzilla-Severity: normal
X-Bugzilla-Who: cvs-commit at gcc dot gnu.org
X-Bugzilla-Status: UNCONFIRMED
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: ---
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-111370-4-CqIIBmXBwG@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-111370-4@http.gcc.gnu.org/bugzilla/>
References: <bug-111370-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D111370

--- Comment #4 from CVS Commits <cvs-commit at gcc dot gnu.org> ---
The master branch has been updated by Tamar Christina <tnfchris@gcc.gnu.org=
>:

https://gcc.gnu.org/g:33c2b70dbabc02788caabcbc66b7baeafeb95bcf

commit r14-5673-g33c2b70dbabc02788caabcbc66b7baeafeb95bcf
Author: Tamar Christina <tamar.christina@arm.com>
Date:   Tue Nov 21 13:20:39 2023 +0000

    AArch64: Add new generic-armv8-a CPU and make it the default.

    This patch adds a new generic scheduling model "generic-armv8-a" and ma=
kes
it
    the default for all Armv8 architectures.

    -mcpu=3Dgeneric and -mtune=3Dgeneric is kept around for those that real=
ly want
the
    previous cost model.

    This shows on SPECCPU 2017 the following:

    generic:  SPECINT 1.0% improvement in geomean, SPECFP -0.6%.  The SPECF=
P is
due
              to fotonik3d_r where we vectorize an FP calculation that only
ever
              needs one lane of the result.  This I believe is a generic
costing bug
              but at the moment we can't change costs of FP and INT
independently.
              So will defer updating that cost to stage3 after Richard's ot=
her
              costing updates land.

    generic SVE: SPECINT 1.1% improvement in geomean, SPECFP 0.7% improveme=
nt.

    gcc/ChangeLog:

            PR target/111370
            * config/aarch64/aarch64-arches.def (armv8-9, armv8-a, armv8.1-=
a,
            armv8.2-a, armv8.3-a, armv8.4-a, armv8.5-a, armv8.6-a, armv8.7-=
a,
            armv8.8-a): Update to generic_armv8_a.
            * config/aarch64/aarch64-cores.def (generic-armv8-a): New.
            * config/aarch64/aarch64-tune.md: Regenerate.
            * config/aarch64/aarch64.cc: Include generic_armv8_a.h
            * config/aarch64/aarch64.h (TARGET_CPU_DEFAULT): Change to
            TARGET_CPU_generic_armv8_a.
            * config/aarch64/tuning_models/generic_armv8_a.h: New file.

    gcc/testsuite/ChangeLog:

            PR target/111370
            * gcc.target/aarch64/sve/cond_asrd_1.c: Updated.
            * gcc.target/aarch64/sve/cond_cnot_4.c: Likewise.
            * gcc.target/aarch64/sve/cond_unary_5.c: Likewise.
            * gcc.target/aarch64/sve/cond_uxt_5.c: Likewise.
            * gcc.target/aarch64/target_attr_13.c: Likewise.
            * gcc.target/aarch64/target_attr_15.c: Likewise.=