From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id DEE983858C62; Wed, 15 Nov 2023 07:41:09 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org DEE983858C62
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1700034069;
	bh=XdU6fLniiD0Uj3DG/fcWWQNvfl5Iz2osVz2U0P+A79c=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=Jm0uIZ/DRv2T4bwVWZnmNpoPHdiwWbX8WHdBSEsLUkF+8LIS3DE38zlM0gh3JaLz9
	 k+n2etyzNGs8ZZ4zEynHejB6v+3CwpYdCccj7WqYyJPcaC8rz6FmP7y00pTOidDp9p
	 uIrdvDZkfCvkHlaDOh3WDeGfs8byARa/H5bqSxLU=
From: "cvs-commit at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/112535] [14 regression] RISC-V ICE: error: unable to
 find a register to spill during RTL pass: reload
Date: Wed, 15 Nov 2023 07:41:09 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 14.0
X-Bugzilla-Keywords: 
X-Bugzilla-Severity: normal
X-Bugzilla-Who: cvs-commit at gcc dot gnu.org
X-Bugzilla-Status: UNCONFIRMED
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: ---
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-112535-4-DHggDlYaer@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-112535-4@http.gcc.gnu.org/bugzilla/>
References: <bug-112535-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D112535

--- Comment #1 from CVS Commits <cvs-commit at gcc dot gnu.org> ---
The master branch has been updated by Pan Li <panli@gcc.gnu.org>:

https://gcc.gnu.org/g:d85161a73b9bdd382e62ca1ba3f9f962971a9695

commit r14-5479-gd85161a73b9bdd382e62ca1ba3f9f962971a9695
Author: Juzhe-Zhong <juzhe.zhong@rivai.ai>
Date:   Wed Nov 15 15:15:08 2023 +0800

    RISC-V: Disallow RVV mode address for any load/store[PR112535]

    This patch is quite obvious patch which disallow for load/store address
register
    with RVV mode.

            PR target/112535

    gcc/ChangeLog:

            * config/riscv/riscv.cc (riscv_legitimate_address_p): Disallow =
RVV
modes base address.

    gcc/testsuite/ChangeLog:

            * gcc.target/riscv/rvv/autovec/pr112535.c: New test.=