From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 61F1C3858C50; Tue, 21 Nov 2023 13:38:54 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 61F1C3858C50 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1700573934; bh=ShGfiqIVXAVhhA4KwHtxedVSjFksdtDGMDYwZqI3abk=; h=From:To:Subject:Date:In-Reply-To:References:From; b=tpdVDHzDHYi0QyNY15+nGzYaITJqLO124pDR4VP5KY2GAM6b/CbzudwSNvnVeVBPT 9zS8Av0+fgidMgZhYPqZEgRSmXbz6DHHTT32DaZhQCt9dRigFhkAFnIw9zFgy1D599 gKYZKccJZENMMaOOek+3/ON/hcMOqkMzRWJ6UTYw= From: "cvs-commit at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/112598] RISC-V regression testsuite errors with rv64gcv_zvl512b Date: Tue, 21 Nov 2023 13:38:53 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 14.0 X-Bugzilla-Keywords: testsuite-fail X-Bugzilla-Severity: normal X-Bugzilla-Who: cvs-commit at gcc dot gnu.org X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D112598 --- Comment #3 from CVS Commits --- The master branch has been updated by Pan Li : https://gcc.gnu.org/g:8faae311a60a552ed3d506de28c50c77fa49b229 commit r14-5677-g8faae311a60a552ed3d506de28c50c77fa49b229 Author: Juzhe-Zhong Date: Tue Nov 21 18:02:09 2023 +0800 RISC-V: Disallow COSNT_VECTOR for DI on RV32 This bug is exposed when testing on zvl512b RV32 system. The rootcause is RA reload DI CONST_VECTOR into vmv.v.x then it ICE. So disallow DI CONST_VECTOR on RV32. PR target/112598 gcc/ChangeLog: * config/riscv/riscv.cc (riscv_const_insns): Disallow DI CONST_VECTOR on RV32. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/autovec/pr112598-1.c: New test.=