From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id 25A8B3858D35; Fri, 17 Nov 2023 21:41:48 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 25A8B3858D35
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1700257308;
	bh=7rTc9BXEko7EkOW7mJvg/qc0ayRQIcdtPXvdtRZvHeU=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=OyBHiyfZRT1kZVTjVK005Cgx17s0NquhdVSLYezUwVZYqUAcDuZ8ezIFoRL0+dB+9
	 Moqf8+GNjUXtrA0F96Ne0v+rsRF+1L2aD2+/LNZMF7idWzcNC2mJfXZzpAOaVcvEkc
	 L28HzAioIYlW8OFltJEP+KOsuXT+vWadWSCPyzh8=
From: "redi at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug middle-end/112600] Failed to optimize saturating addition using
 __builtin_add_overflow
Date: Fri, 17 Nov 2023 21:41:47 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: middle-end
X-Bugzilla-Version: 14.0
X-Bugzilla-Keywords: missed-optimization
X-Bugzilla-Severity: normal
X-Bugzilla-Who: redi at gcc dot gnu.org
X-Bugzilla-Status: UNCONFIRMED
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: ---
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-112600-4-1RYSQdk9PS@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-112600-4@http.gcc.gnu.org/bugzilla/>
References: <bug-112600-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D112600

--- Comment #1 from Jonathan Wakely <redi at gcc dot gnu.org> ---
Similar results for aarch64 with GCC:

add_sat(unsigned int, unsigned int):
        adds    w0, w0, w1
        bcs     .L7
        ret
.L7:
        mov     w0, -1
        ret
add_sat2(unsigned int, unsigned int):
        adds    w0, w0, w1
        csinv   w0, w0, wzr, cc
        ret=