From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id ABF6938582A3; Tue, 21 Nov 2023 13:49:44 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org ABF6938582A3
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1700574584;
	bh=TkP/9/Z/6BfbwQk/MeUozZTpc2/c3MP2y6reVEjbpfQ=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=BU4GQ+qEmtbe3kLg1LjKEYu2h4k5R38yKoAr5JdtyPfKegx5fiPaacVpge0i+eDVX
	 lsmp+2Nn3/xIeRjB6w8XPEqJ09TnRIXkFVtkubSAyMRtYjF4DRr1gc6dFMTWFlLbWJ
	 NBodL0WMI9wjwkbq7n3u2nxa/IuFQAFwrQWY4ysU=
From: "rguenth at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/112623] [14 Regression] ICE: in emit_move_insn, at
 expr.cc:4249 with -O -mavx512vl -mavx512fp16 on vector conversion since
 r14-1707
Date: Tue, 21 Nov 2023 13:49:44 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 14.0
X-Bugzilla-Keywords: ice-on-valid-code
X-Bugzilla-Severity: normal
X-Bugzilla-Who: rguenth at gcc dot gnu.org
X-Bugzilla-Status: ASSIGNED
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P1
X-Bugzilla-Assigned-To: rguenth at gcc dot gnu.org
X-Bugzilla-Target-Milestone: 14.0
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-112623-4-EURdkI26qB@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-112623-4@http.gcc.gnu.org/bugzilla/>
References: <bug-112623-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D112623

--- Comment #8 from Richard Biener <rguenth at gcc dot gnu.org> ---
(In reply to Jakub Jelinek from comment #7)
> I think at least x86 doesn't currently have instructions which would supp=
ort
> both, CCing Hongtao to verify that, but not sure if e.g. RISC-V won't have
> something eventually for both.  Don't we need to check the mode also
> somewhere in the vectorizer (so that we don't happily try to vectorize us=
ing
> it only to get it lowered later to scalar ops during generic vector lower=
ing
> (or forwprop?)?

As said I think the vectorizer checks this already.=