From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id 9BEE33858C98; Sat,  2 Dec 2023 09:10:29 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 9BEE33858C98
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1701508229;
	bh=pYeCOV42XYq+JY0R9c8NXelZqXpBq12I4aZZBfgote8=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=g8G0tXVWJqDRdM1IOHmmljTS55swgSvG8NHXWMy6vZqLngl1X8lQSHxP5+rX+GGvC
	 LqgHQeFQ87d6clUSS1Vw51A/plbpJC15z8j0oGYHuROjQhwM6i8Tueu/S5e/vfqpkz
	 w1NkaVFMiBxf2aGYoEEINv/BntcEn0iM/M2TLOXs=
From: "jakub at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/112816] [11/12/13/14 Regression] ICE unrecognizable_insn
 with __builtin_signbit and returning struct with int[4]
Date: Sat, 02 Dec 2023 09:10:29 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 11.4.0
X-Bugzilla-Keywords: ice-on-valid-code, needs-bisection
X-Bugzilla-Severity: normal
X-Bugzilla-Who: jakub at gcc dot gnu.org
X-Bugzilla-Status: ASSIGNED
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: jakub at gcc dot gnu.org
X-Bugzilla-Target-Milestone: 11.5
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-112816-4-NwrjJNFcTG@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-112816-4@http.gcc.gnu.org/bugzilla/>
References: <bug-112816-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D112816

--- Comment #4 from Jakub Jelinek <jakub at gcc dot gnu.org> ---
I think we want to add some patterns for combine which would match
(set (reg:V4SI 115)
    (eq:V4SI (lshiftrt:V4SI (subreg:V4SI (reg:V2DI 110) 0)
            (const_int 31 [0x1f]))
        (const_vector:V4SI [
                (const_int 0 [0]) repeated x4
            ])))
(and ditto for ashiftrt, in both cases with just match_operand:V4SI for the
register_operand and obviously iterators over 16/32-byte integral vector mo=
des)
and
turn that into ashiftrt by the same count.=