From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 99E073858291; Sun, 10 Dec 2023 19:46:39 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 99E073858291 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1702237599; bh=XCnCC16/PL2tHfqWFkUT1dbwx+JH7SJ7FpaS4oTAWQ4=; h=From:To:Subject:Date:In-Reply-To:References:From; b=MLW4EJ23zNsJJfWYyyu4Kzon9h+m7ZjN9P559nQFM/nTNJHkcnGIqz8VXfZ7KWfeu owKQQ0GUKODcVAokXJBz8WMptW3bhJxCwlyNyB2jSjSFeLK7UqxSesc1jl/GtZ3ic0 9Fi4r2Jq+RwCh1Hz+co68xG2PLrgjqNUCGIuuWi4= From: "cvs-commit at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/112930] gcc.target/aarch64/sme/call_sm_switch_7.c ICEs on aarch64_be Date: Sun, 10 Dec 2023 19:46:38 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 14.0 X-Bugzilla-Keywords: ice-on-valid-code X-Bugzilla-Severity: normal X-Bugzilla-Who: cvs-commit at gcc dot gnu.org X-Bugzilla-Status: ASSIGNED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: rsandifo at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D112930 --- Comment #3 from GCC Commits --- The trunk branch has been updated by Richard Sandiford : https://gcc.gnu.org/g:f5c8d6bc050a8a6120aff2be25b6892d91baac99 commit r14-6386-gf5c8d6bc050a8a6120aff2be25b6892d91baac99 Author: Richard Sandiford Date: Sun Dec 10 19:46:06 2023 +0000 aarch64: Fix SMSTART/SMSTOP save/restore for BE VNx16QI (the SVE register byte mode) is the only SVE mode for which LD1 and LDR result in the same register layout for big-endian. It is therefore the only mode for which we allow LDR and STR to be used for big-endian SVE moves. The SME support sometimes needs to use LDR and STR to save and restore Z register contents around an SMSTART/SMSTOP SM. It therefore needs to use VNx16QI regardless of the type of value that is stored in the Z registers. gcc/ PR target/112930 * config/aarch64/aarch64.cc (aarch64_sme_mode_switch_regs::add_reg): Force specific SVE modes for single registers as well as structures.=