From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 44EEA3858D37; Wed, 24 Jan 2024 22:29:14 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 44EEA3858D37 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1706135354; bh=I34OT+0V7Jsu4yuoV3f3KF48Ux7ztRv1dnYhjermGzM=; h=From:To:Subject:Date:In-Reply-To:References:From; b=H7QWvDWUOMxSdvWmglWpxJeDTgLouuYBsnfLUioep5c0o4EycCFr9C83rpRjt6Ezr AUNzpBGcUq/qry+0W5qZRXx+RHgf8RapWxjAzHnucbBwBnZn6j8orjGnhsihXFcsO5 pv76rAZnOE5Qi+6zXI00KPylF2/XIn+VZh2Lq0VU= From: "juzhe.zhong at rivai dot ai" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/113087] [14] RISC-V rv64gcv vector: Runtime mismatch with rv64gc Date: Wed, 24 Jan 2024 22:29:13 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 14.0 X-Bugzilla-Keywords: wrong-code X-Bugzilla-Severity: normal X-Bugzilla-Who: juzhe.zhong at rivai dot ai X-Bugzilla-Status: RESOLVED X-Bugzilla-Resolution: FIXED X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D113087 --- Comment #44 from JuzheZhong --- (In reply to Patrick O'Neill from comment #43) > (In reply to Patrick O'Neill from comment #42) > > I kicked off a run roughly 10 hours ago with your memory-hog fix patch > > applied to a1b2953924c451ce90a3fdce6841b63bf05f335f. I'll post the resu= lts > > here when the runs complete. Thanks! >=20 > No new failures! >=20 > zvl128b: > no fails! >=20 > zvl256b: > 549.fotonik3d (runtime) - pr113570 (looks like this fail is since I used > -Ofast) Thanks. Could you trigger full coverage testing of SPEC with these following combination compile option: -march=3Drv64gcv --param=3Driscv-autovec-lmul=3Dm2 -march=3Drv64gcv --param=3Driscv-autovec-lmul=3Dm4 -march=3Drv64gcv --param=3Driscv-autovec-lmul=3Dm8 -march=3Drv64gcv --param=3Driscv-autovec-lmul=3Ddynamic -march=3Drv64gcv_zvl256b --param=3Driscv-autovec-lmul=3Dm2 -march=3Drv64gcv_zvl256b --param=3Driscv-autovec-lmul=3Dm4 -march=3Drv64gcv_zvl256b --param=3Driscv-autovec-lmul=3Dm8 -march=3Drv64gcv_zvl256b --param=3Driscv-autovec-lmul=3Ddynamic -march=3Drv64gcv_zvl512b --param=3Driscv-autovec-lmul=3Dm2 -march=3Drv64gcv_zvl512b --param=3Driscv-autovec-lmul=3Dm4 -march=3Drv64gcv_zvl512b --param=3Driscv-autovec-lmul=3Dm8 -march=3Drv64gcv_zvl512b --param=3Driscv-autovec-lmul=3Ddynamic -march=3Drv64gcv --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv --param=3Driscv-autovec-lmul=3Dm2 --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv --param=3Driscv-autovec-lmul=3Dm4 --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv --param=3Driscv-autovec-lmul=3Dm8 --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv --param=3Driscv-autovec-lmul=3Ddynamic --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv_zvl256b --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv_zvl256b --param=3Driscv-autovec-lmul=3Dm2 --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv_zvl256b --param=3Driscv-autovec-lmul=3Dm4 --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv_zvl256b --param=3Driscv-autovec-lmul=3Dm8 --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv_zvl256b --param=3Driscv-autovec-lmul=3Ddynamic --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv_zvl512b --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv_zvl512b --param=3Driscv-autovec-lmul=3Dm2 --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv_zvl512b --param=3Driscv-autovec-lmul=3Dm4 --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv_zvl512b --param=3Driscv-autovec-lmul=3Dm8 --param=3Driscv-autovec-preference=3Dfixed-vlmax -march=3Drv64gcv_zvl512b --param=3Driscv-autovec-lmul=3Ddynamic --param=3Driscv-autovec-preference=3Dfixed-vlmax I believe they can be separate tasks assigned muitl-cores or muti-thread run simultaneously.=