From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 19BAB3858C33; Tue, 2 Jan 2024 23:48:14 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 19BAB3858C33 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1704239294; bh=T8i8zBPMmPNitiM500Le4b+CwjskRsmGG66kWvxMf+8=; h=From:To:Subject:Date:In-Reply-To:References:From; b=fucbky7ktor/VBbRsvrZxomDe2+dsg4YzCJ0EtJZ9hrBe5MlvFtuNxDSrLfq7BePc E3zByZTa+2RWtdiMwfeHjjCu1Jhz5O/E45wrTm+8ppxgm6rlw+EcTB4p3oXgliLt5V k7NSPpbgMreBzBBQPD99rVAmJgVqpBTryPmJKLkk= From: "patrick at rivosinc dot com" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/113210] [14] RISC-V vector ICE: tree check: expected integer_cst, have cond_expr in get_len, at tree.h:6481 Date: Tue, 02 Jan 2024 23:48:13 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 14.0 X-Bugzilla-Keywords: ice-on-valid-code X-Bugzilla-Severity: normal X-Bugzilla-Who: patrick at rivosinc dot com X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D113210 --- Comment #2 from Patrick O'Neill --- On 1/2/24 15:38, juzhe.zhong at rivai dot ai wrote: > https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D113210 > > --- Comment #1 from JuzheZhong --- > This is not RISC-V issues, it's middle-end issue. > Plz change the title and CC Richard. > > https://godbolt.org/z/1bj9xaYTa > > ARM SVE has the same issue. > Got it - Bugzilla seems to be down for me. Once it's back up I'll update the PR. Thanks, Patrick=