From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-bugzilla@gcc.gnu.org>
Received: by sourceware.org (Postfix, from userid 48)
	id 28F32385782C; Wed, 14 Feb 2024 07:16:03 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 28F32385782C
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
	s=default; t=1707894964;
	bh=tcGI4revlraSCeAGj2aiHpscrla7aUURTE6AdC/JLXo=;
	h=From:To:Subject:Date:In-Reply-To:References:From;
	b=GDJ8nQq/cV1eGiwQTtdyj/Q7TvGv5XOE4p4aMR069HYWBcGJX4MXeGPyAk0paCvhm
	 YcPEKLn6ZcANXNlPi/oF9fN44k//QR9kMkfSkrMW74eIEv6y2BaJhCTjlmt9dEmQZ4
	 dp9Vb7SAhmkgqaKAt5RX6qu9K1A+QYgU8uwZA+1E=
From: "pinskia at gcc dot gnu.org" <gcc-bugzilla@gcc.gnu.org>
To: gcc-bugs@gcc.gnu.org
Subject: [Bug target/113915] [14 regression] glibc's _dl_find_object_update_1
  miscompiled for armv7a since r14-4365-g0731889c026bfe
Date: Wed, 14 Feb 2024 07:16:03 +0000
X-Bugzilla-Reason: CC
X-Bugzilla-Type: changed
X-Bugzilla-Watch-Reason: None
X-Bugzilla-Product: gcc
X-Bugzilla-Component: target
X-Bugzilla-Version: 14.0
X-Bugzilla-Keywords: wrong-code
X-Bugzilla-Severity: blocker
X-Bugzilla-Who: pinskia at gcc dot gnu.org
X-Bugzilla-Status: NEW
X-Bugzilla-Resolution: 
X-Bugzilla-Priority: P3
X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org
X-Bugzilla-Target-Milestone: 14.0
X-Bugzilla-Flags: 
X-Bugzilla-Changed-Fields: 
Message-ID: <bug-113915-4-pS0kWpzmyZ@http.gcc.gnu.org/bugzilla/>
In-Reply-To: <bug-113915-4@http.gcc.gnu.org/bugzilla/>
References: <bug-113915-4@http.gcc.gnu.org/bugzilla/>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/
Auto-Submitted: auto-generated
MIME-Version: 1.0
List-Id: <gcc-bugs.sourceware.org>

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D113915

--- Comment #7 from Andrew Pinski <pinskia at gcc dot gnu.org> ---
Seems like the code in arm_final_prescan_insn does not realize arm_atomic_s=
tore
cannot be conditional.

That is:
```
(insn 10 9 11 (set (mem/v:SI (reg/v/f:SI 0 r0 [orig:116 aD.6109 ] [116]) [-=
1=20
S4 A32])
        (unspec_volatile:SI [
                (reg:SI 3 r3 [117])
            ] VUNSPEC_STR)) "/app/example.cpp":5:3 3064 {arm_atomic_storesi}
     (expr_list:REG_DEAD (reg:SI 3 r3 [117])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:116 aD.6109 ] [116])
            (nil))))
```
cannot be conditional executed.=