From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id BA6233858282; Mon, 29 Apr 2024 13:41:56 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org BA6233858282 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1714398116; bh=Ur0SS/RkKwP6HijKkGewCHaBY6cfCURIcmWUz+hjhVE=; h=From:To:Subject:Date:In-Reply-To:References:From; b=eD+NlM5t0MREyPfRjf4HYIOAl/ndyI+XQHQI80GTvzI6GJRFhFFCyjkQ0IzCh9BSN zGcH9tH8GzX/dm8/QdpK0HmU2hLMIhc42naX6XshihEM5jHooADKWqk8oCczjsF8B2 n43Flzbgr+y14UgQYsATYRgZbUZDhTbFyThyWsiU= From: "clyon at gcc dot gnu.org" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/114801] [14/15 Regression] arm: ICE in find_cached_value, at rtx-vector-builder.cc:100 with MVE intrinsics Date: Mon, 29 Apr 2024 13:41:55 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 14.0 X-Bugzilla-Keywords: ice-on-valid-code X-Bugzilla-Severity: normal X-Bugzilla-Who: clyon at gcc dot gnu.org X-Bugzilla-Status: ASSIGNED X-Bugzilla-Resolution: X-Bugzilla-Priority: P3 X-Bugzilla-Assigned-To: clyon at gcc dot gnu.org X-Bugzilla-Target-Milestone: 14.0 X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D114801 --- Comment #19 from Christophe Lyon --- So basically values such as 0xcccc are not UB and we want to accept them. I tested: diff --git a/gcc/rtx-vector-builder.cc b/gcc/rtx-vector-builder.cc index 9509d9fc453..f89aa717903 100644 --- a/gcc/rtx-vector-builder.cc +++ b/gcc/rtx-vector-builder.cc @@ -96,8 +96,6 @@ rtx_vector_builder::find_cached_value () =C2=A0 =C2=A0 =C2=A0 =C2=A0 return CONSTM1_RTX (m_mode); =C2=A0 =C2=A0 =C2=A0 =C2=A0else if (elt =3D=3D const0_rtx) =C2=A0 =C2=A0 =C2=A0 =C2=A0 return CONST0_RTX (m_mode); - =C2=A0 =C2=A0 =C2=A0else - =C2=A0 =C2=A0 =C2=A0 gcc_unreachable (); =C2=A0 =C2=A0 =C2=A0} /* We can be called before the global vector constants are set up, diff --git a/gcc/config/arm/arm-mve-builtins.cc b/gcc/config/arm/arm-mve-builtins.cc index 6a5775c67e5..6dc0b603dad 100644 --- a/gcc/config/arm/arm-mve-builtins.cc +++ b/gcc/config/arm/arm-mve-builtins.cc @@ -2205,7 +2205,13 @@ function_expander::add_input_operand (insn_code icod= e, rtx x) =C2=A0 =C2=A0 =C2=A0 =C2=A0mode =3D GET_MODE (x); =C2=A0 =C2=A0 =C2=A0} =C2=A0 =C2=A0else if (VALID_MVE_PRED_MODE (mode)) - =C2=A0 =C2=A0x =3D gen_lowpart (mode, x); + =C2=A0 =C2=A0{ + =C2=A0 =C2=A0 =C2=A0if (SUBREG_P (x)) + =C2=A0 =C2=A0 =C2=A0 /* gen_lowpart on a SUBREG can ICE. =C2=A0*/ + =C2=A0 =C2=A0 =C2=A0 x =3D force_reg (GET_MODE (x), x); + + =C2=A0 =C2=A0 =C2=A0x =3D gen_lowpart (mode, x); + =C2=A0 =C2=A0} =C2=A0 =C2=A0m_ops.safe_grow (m_ops.length () + 1, true); create_input_operand (&m_ops.last (), x, mode); And it works: we generate mov r2, #52428 for 0xcccc mov r3, #43690 for 0xaaaa But I guess removing the call to gcc_unreachable breaks a strong assumption= in many places?=