From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 706193858431; Mon, 22 Apr 2024 19:10:33 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 706193858431 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1713813033; bh=XjHrb4ATXR87J8hNO1wpk7VQx++BPF41feOgRr5inDw=; h=From:To:Subject:Date:In-Reply-To:References:From; b=XyzS1byIv6hmKWpow9LQbbnKcn4YlxWEptBw15IXgHrjirdNbl1+H4b1jeH+SkAho v8Zto+WfT4IatHyoGdfZ2yPPczdA7mGsbO8lsq7wUQDT6nNWZef7XUJyeh+arHPKcm sV55O2ZzG7059Ij080HTQBVnNMel29Zka0VNOOZc= From: "ubizjak at gmail dot com" To: gcc-bugs@gcc.gnu.org Subject: [Bug target/114810] [14 Regression] internal compiler error: in lra_split_hard_reg_for, at lra-assigns.cc:1868 (unable to find a register to spill) {*andndi3_doubleword_bmi} with -m32 -mstackrealign -O2 -mbmi -fno-exceptions -fno-plt Date: Mon, 22 Apr 2024 19:10:32 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: changed X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gcc X-Bugzilla-Component: target X-Bugzilla-Version: 14.0 X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: ubizjak at gmail dot com X-Bugzilla-Status: NEW X-Bugzilla-Resolution: X-Bugzilla-Priority: P1 X-Bugzilla-Assigned-To: unassigned at gcc dot gnu.org X-Bugzilla-Target-Milestone: 14.0 X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: bug_status cf_reconfirmed_on everconfirmed Message-ID: In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://gcc.gnu.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D114810 Uro=C5=A1 Bizjak changed: What |Removed |Added ---------------------------------------------------------------------------- Status|UNCONFIRMED |NEW Last reconfirmed| |2024-04-22 Ever confirmed|0 |1 --- Comment #3 from Uro=C5=A1 Bizjak --- It is alternative 0 (=3D&r,r,ro) that causes the spill failure. Following definition works OK: (define_insn_and_split "*andn3_doubleword_bmi" [(set (match_operand: 0 "register_operand" "=3Dr,r") (and: (not: (match_operand: 1 "register_operand" "0,r")) (match_operand: 2 "nonimmediate_operand" "ro,0"))) (clobber (reg:CC FLAGS_REG))] and compiles to: (insn 1150 1108 987 7 (set (reg:DI 2 cx [453]) (reg:DI 3 bx [452])) "pr114810.C":296:6 84 {*movdi_internal} (nil)) (insn 987 1150 1151 7 (parallel [ (set (reg:DI 2 cx [453]) (and:DI (not:DI (reg:DI 2 cx [453])) (reg:DI 0 ax [orig:217 _13 ] [217]))) (clobber (reg:CC 17 flags)) ]) "pr114810.C":296:6 703 {*andndi3_doubleword_bmi} (nil))=